V. Rusu. Verification using test generation techniques. In Formal Methods Europe (FME'02), 2002.
Download paper: (link)
Copyright notice:
This material is presented to ensure timely dissemination of scholarly and
technical work. Copyright and all rights therein are retained by authors or
by other copyright holders. All persons copying this information are expected
to adhere to the terms and constraints invoked by each author's
copyright. These works may not be reposted without the explicit permission of
the copyright holder.
This page is automatically generated by bib2html v216, © INRIA 2002-2007, Projet Lagadic
Applying formal methods to testing has recently become a quite popular research topic. In this paper we explore the opposite approach, namely, applying testing techniques to formal verification. The idea is to use test generation techniques to extract subsets (called components) from a specification and to perform the verification on the components rather than on the whole system. This may considerably reduce the verification effort and, under reasonable sufficient conditions, a safety property verified on a component also holds on the whole specification
Vlad Rusu http://www.irisa.fr/vertecs/Equipe/Rusu/vlad-rusu.html
@InProceedings{rusu02a,
Author = {Rusu, V.},
Title = {Verification using test generation techniques},
BookTitle = {Formal Methods Europe (FME'02)},
Year = {2002}
}
Get EndNote Reference (.ref)
| VerTeCs
| Team
| Publications
| New Results
| Softwares
|
Irisa - Inria - Copyright 2005 © Projet VerTeCs |