A. Benveniste, P. Caspi, P. Le Guernic, H. Marchand, J.P. Talpin, S. Tripakis. A Protocol for Loosely Time-Triggered Architectures. In Embedded Software Conference (EMSOFT '02), LNCS, Volume 2491, Pages 252-265, Grenoble, France, October 2002.
Download paper: Adobe portable document (pdf)
Copyright notice:
This material is presented to ensure timely dissemination of scholarly and
technical work. Copyright and all rights therein are retained by authors or
by other copyright holders. All persons copying this information are expected
to adhere to the terms and constraints invoked by each author's
copyright. These works may not be reposted without the explicit permission of
the copyright holder.
This page is automatically generated by bib2html v216, © INRIA 2002-2007, Projet Lagadic
A distributed real-time control system has a time-triggered nature, just because the physical system for control is bound to physics. Loosely Time-Triggered Architectures (ltta) are a weaker form of the strictly synchronous Time-Triggered Architecture proposed by Kopetz, in which the different periodic clocks are not synchronized, and thus may suffer from relative offset or jitter. We propose a protocol that ensures a coherent system of logical clocks on the top of ltta, and we provide several proofs for it, both manual and automatic, based on synchronous languages and associated model checkers. We briefly discuss how this can be used for correct deployment of synchronous designs on an ltta
Hervé Marchand http://www.irisa.fr/prive/hmarchan
@InProceedings{benveniste02a,
Author = {Benveniste, A. and Caspi, P. and Le Guernic, P. and Marchand, H. and Talpin, J.P. and Tripakis, S.},
Title = {A Protocol for Loosely Time-Triggered Architectures},
BookTitle = {Embedded Software Conference (EMSOFT '02)},
Volume = {2491},
Pages = {252--265},
Series = {LNCS},
Address = {Grenoble, France},
Month = {October},
Year = {2002}
}
Get EndNote Reference (.ref)
| VerTeCs
| Team
| Publications
| New Results
| Softwares
|
Irisa - Inria - Copyright 2005 © Projet VerTeCs |