INRIA, Evaluation of Theme ComC

Project-team VASY

April 2007

Project-team title: VASY

Scientific leader: Hubert Garavel

Research center: INRIA Rhône-Alpes

Common project-team with:

Personnel (June 2003)

(1) "Senior Research Scientist (Directeur de Recherche)"

(2) "Junior Research Scientist (Chargé de Recherche)"

(3) "Civil servant (CNRS, INRIA, ...)"

 (4) "Associated with a contract (Ingénieur Expert or Ingénieur Associé)"

Personnel (April 2007)

Changes in staff

Current composition of the project-team on April 2007:

- David Champelovier (INRIA temporary engineer)
- Nicolas Coste (PhD student funded by ST MICROELECTRONICS)
- Marlyse Felici (INRIA administrative assistant)
- Hubert Garavel (DR2 INRIA, project-team leader)
- Rémi Hérilier (INRIA temporary engineer)
- Holger Hermanns (visiting professor from Saarland University) in 2007
- Romain Lacroix (INRIA temporary engineer)
- Frédéric Lang (CR1 INRIA)
- Etienne Lantreibecq (ST MICROELECTRONICS permanent engineer)
- Radu Mateescu (CR1 Inria)
- Olivier Ponsini (INRIA post-doc)
- Sylvain Robert (INRIA temporary engineer)
- Wendelin Serwe (CR2 INRIA)
- Jan Stoecker (PhD student funded by INRIA)
- Damien Thivolle (INRIA MSc internship)
- Marie Vidal (INRIA temporary engineer)
- Meriem Zidouni (PhD student funded by BULL)

Current position of former project-team members (including PhD students during the June 2003 – April 2007 period):

- Damien Bergamini (former INRIA temporary engineer): R&D engineer at BULL (Echirolles).
- Aurore Collomb (former INRIA post-doc): Engineer at a French company.
- Nicolas Descoubes (former INRIA temporary engineer): R&D engineer at MENTOR GRAPHICS (Montbonnot).
- Christophe Joubert (former PhD student): Post-doc at University of Valencia (Spain).
- Abdul Malik Khan (former MSc internship): PhD student at ENST Brest.
- Solofo Ramangalahy (former BULL permanent engineer): R&D engineer at BULL (Echirolles).
- Gwen Salaün (former INRIA post-doc): Post-doc at University of Valencia (Spain).
- Frédéric Tronel (former INRIA temporary engineer): Assistant professor at IFSIC / University of Rennes I.

Last INRIA enlistments

• 2004, Wendelin Serwe, CR2

Other comments:

Due to difficulties for Vasy to obtain PhD students in Grenoble (a problem pointed out during the previous evaluation in 2003), Vasy decided to join the Lig (Laboratoire d'Informatique de Grenoble, launched in January 2007) in an attempt to draw closer links with the local universities.

Between April 2005 and November 2006, R. Mateescu has been hosted by the Lip laboratory at Ecole Nationale Supérieure de Lyon. Since January 2007, R. Mateescu is hosted by the LE2I laboratory in Dijon.

1 Work progress

1.1 Keywords

asynchronous parallelism, automaton, bisimulation, code generation, communication protocol, compilation, compiling, concurrency, critical application, distributed application, distributed system, formal methods, formal specification, modeling, mu-calculus, process algebra, program verification, real-time, software engineering, synchronization, system design, temporal logic.

1.2 Context and overall goal of the project

Created on January 1st, 2000, the Vasy project focuses on formal methods for the design of reliable systems.

We are interested in any system (hardware, software, telecommunication) that comprises asynchronous concurrency, i.e., any system whose behavior can be modeled as a set of parallel processes governed by interleaving semantics.

For the design of reliable systems, we advocate the use of formal description techniques together with software tools for simulation, rapid prototyping, verification, and test generation.

Among all existing verification approaches, we focus on *enumerative verification* (also known as explicit state verification) techniques. Although less general than theorem proving, these techniques enable an automatic, cost-efficient detection of design errors in complex systems.

Our research combines two main directions in formal methods, the model-based and the language-based approaches:

- Models provide mathematical representations for parallel programs and related verification problems. Examples of models are automata, networks of communicating automata, Petri nets, binary decision diagrams, boolean equation systems, etc. From a theoretical point of view, research on models seeks for general results, independently from any particular description language.
- In practice, models are often too elementary to describe complex systems directly (this would be tedious and error-prone). Higher level formalisms are needed for this task, as well as compilers that translate high level descriptions into models suitable for verification algorithms.

To verify complex systems, we believe that model issues and language issues should be mastered equally.

1.2.1 Models and Verification Techniques

By verification, we mean comparison — at some abstraction level — of a complex system against a set of properties characterizing the intended functioning of the system (for instance, deadlock freedom, mutual exclusion, fairness, etc.).

Most of the verification algorithms we develop are based on the labeled transition systems (or, simply, *automata* or *graphs*) model, which consists of a set of states, an initial state, and a transition relation between states. This model is often generated automatically from high level descriptions of the system under study, then compared against the system properties using various decision procedures. Depending on the formalism used to express the properties, two approaches are possible:

- Behavioral properties express the intended functioning of the system in the form of automata (or higher level descriptions, which are then translated into automata). In such a case, the natural approach to verification is *equivalence checking*, which consists in comparing the system model and its properties (both represented as automata) modulo some equivalence or preorder relation. We develop equivalence checking tools that compare and minimize automata modulo various equivalence and preorder relations; some of these tools also apply to stochastic and probabilistic models (such as Markov chains).
- Logical properties express the intended functioning of the system in the form of temporal logic formulas. In such a case, the natural approach to verification is model checking, which consists in deciding whether the system model satisfies or not the logical properties. We develop model checking tools for a powerful form of temporal logic, the modal μ -calculus, which we extend with typed variables and expressions so as to express predicates over the data contained in the model. This extension (the practical usefulness of which was highlighted in many examples) provides for properties that could not be expressed in the standard μ -calculus (for instance, the fact that the value of a given variable is always increasing along any execution path).

Although these techniques are efficient and automated, their main limitation is the *state* explosion problem, which occurs when models are too large to fit in computer memory. We provide software technologies (see Section 1.2.3) for handling models in two complementary ways:

- Small models can be represented *explicitly*, by storing in memory all their states and transitions (exhaustive verification);
- Larger models are represented *implicitly*, by exploring only the model states and transitions needed for the verification (on the fly verification).

1.2.2 Languages and Compilation Techniques

Our research focuses on high level languages with an *executable* and *formal* semantics. The former requirement stems from enumerative verification, which relies on the efficient execution of high level descriptions. The latter requirement states that languages lacking a formal semantics are not suitable for safety critical systems (as language ambiguities usually lead to interpretation divergences between designers and implementors). Moreover, enumerative techniques are not always sufficient to establish the correctness of an infinite system (they only deal with finite abstractions); one might need theorem proving techniques, which only apply to languages with a formal semantics.

We are working on several languages with the above properties:

- Lotos is an international standard for protocol description (Iso/IEC standard 8807:1989), which combines the concepts of process algebras (in particular Ccs and Csp) and algebraic abstract data types. Thus, Lotos can describe both asynchronous concurrent processes and complex data structures. We use LOTOS for various industrial case studies and we develop LOTOS compilers, which are part of the CADP toolbox (see Section 1.2.3).
- We contributed to the definition of E-Loros (*Enhanced*-Loros, Iso/Iec standard 15437:2001), a deep revision of Lotos, which tries to provide a greater expressiveness (for instance, by introducing quantitative time to describe systems with real-time

constraints) together with a better user friendliness. Our contributions to E-Lotos are available on the Web (see "http://www.inrialpes.fr/vasy/elotos").

• We are also working on an E-Lotos variant, named Lotos NT (Lotos New Technology) $[GS98]$ [16], in which we can experiment new ideas more freely than in the constrained framework of an international standard. Like E-LOTOS, LOTOS NT consists of three parts: a data part, which allows the description of data types and functions, a *process part*, which extends the LOTOS process algebra with new constructs such as exceptions and quantitative time, and modules, which provide for structure and genericity. Both languages differ in that LOTOS NT combines imperative and functional features, and is also simpler than E-LOTOS in some respects (static typing, operator overloading, arrays), which should make it easier to implement. We are developing several tools for LOTOS NT: a prototype compiler named TRAIAN, a translator from (a subset of) LOTOS NT to LOTOS, and an intermediate semantic model named NTIF (*New Technology Intermediate Form*) ^[GL02].

1.2.3 Implementation and Experimentation

As much as possible, we try to validate our results by developing tools that we apply to complex (often industrial) case studies. Such a systematic confrontation to implementation and experimentation issues is central to our research.

The CADP Toolbox. We maintain and enhance CADP (Construction and Analysis of Distributed Processes – formerly known as C æsar A LDÉBARAN Development Package), a toolbox for protocols and distributed systems engineering (see "http://www.inrialpes.fr/vasy/cadp"). In this toolbox, we develop the following tools:

- CÆSAR.ADT $^{[Gar89]}$ is a compiler that translates LOTOS abstract data types into C types and C functions. The translation involves pattern-matching compiling techniques and automatic recognition of usual types (integers, enumerations, tuples, etc.), which are implemented optimally.
- CÆSAR $^{[GS90]}$ is a compiler that translates LOTOS processes into either C code (for rapid prototyping and testing purposes) or finite graphs (for verification purpose).

The translation is done using several intermediate steps, among which the construction of a Petri net extended with typed variables, data handling features, and atomic transitions.

- OPEN/CÆSAR $\left[$ Gar⁹⁸ is a generic software environment for developing tools that explore graphs on the fly (for instance, simulation, verification, and test generation tools). Such tools can be developed independently from any particular high level language. In this respect, $OPEN/CESAR$ plays a central role in CADP by connecting language-oriented tools with model-oriented tools. Open/Cæsar consists of a set of 16 code libraries with their programming interfaces, such as:
	- $-$ CAESAR_{-GRAPH}, which provides the programming interface for graph exploration,
	- Caesar Hash, which contains several hash functions,
	- Caesar Solve, which resolves boolean equation systems on the fly,
	- Caesar Stack, which implements stacks for depth-first search exploration,
	- Caesar Table, which handles tables of states, transitions, labels, etc.

A number of tools have been developed within the Open/Cæsar environment, among which:

- Bisimulator, which checks bisimulation equivalences and preorders,
- Determinator, which eliminates nondeterminism in normal, probabilistic, or stochastic systems,
- $-$ DISTRIBUTOR, which generates the graph of reachable states using several machines,
- EVALUATOR, which evaluates regular alternation-free μ -calculus formulas,
- Executor, which performs random execution,
- Exhibitor, which searches for execution sequences matching a given regular expression,
- Generator, which constructs the graph of reachable states,
- Projector, which computes abstractions of communicating systems,
- $-$ REDUCTOR, which constructs and minimizes the graph of reachable states modulo various equivalence relations,
- Simulator, Xsimulator, and Ocis, which allow interactive simulation, and
- Terminator, which searches for deadlock states.
- Bcg (*Binary Coded Graphs*) is both a file format for storing very large graphs on disk (using efficient compression techniques) and a software environment for handling this format. Bcg also plays a key role in CADP as many tools rely on this format for their inputs/outputs. The Bcg environment consists of various libraries with their programming interfaces, and of several tools, such as:

[[]Gar98] Hubert Garavel. OPEN/CÆSAR: An Open Software Architecture for Verification, Simulation, and Testing. In Bernhard Steffen, editor, Proceedings of the First International Conference on Tools and Algorithms for the Construction and Analysis of Systems TACAS'98 (Lisbon, Portugal), volume 1384 of Lecture Notes in Computer Science, pages 68–84, Berlin, March 1998. Springer Verlag. Full version available as INRIA Research Report RR-3352.

- Bcg Draw, which builds a two-dimensional view of a graph,
- Bcg Edit, which allows to modify interactively the graph layout produced by Bcg Draw,
- Bcg Graph, which generates various forms of practically useful graphs,
- Bcg Info, which displays various statistical information about a graph,
- Bcg Io, which performs conversions between Bcg and many other graph formats,
- Bcg Labels, which hides and/or renames (using regular expressions) the transition labels of a graph,
- Bcg Merge, which gathers graph fragments obtained from distributed graph construction,
- Bcg Min, which minimizes a graph modulo strong or branching equivalences (and can also deal with probabilistic and stochastic systems),
- Bcg Steady, which performs steady-state numerical analysis of (extended) continuous-time Markov chains,
- Bcg Transient, which performs transient numerical analysis of (extended) continuous-time Markov chains, and
- XTL (*eXecutable Temporal Language*), which is a high level, functional language for programming exploration algorithms on BcG graphs. XTL provides primitives to handle states, transitions, labels, *successor* and *predecessor* functions, etc. For instance, one can define recursive functions on sets of states, which allow to specify in X_{TL} evaluation and diagnostic generation fixed point algorithms for usual temporal logics (such as H ML $^{[HM85]}$, C TL $^{[CES86]}$, $ACTL$ $^{[NV90]}$, etc.).
- The connection between explicit models (such as Bcg graphs) and implicit models (explored on the fly) is ensured by OPEN/C*ESAR*-compliant compilers, e.g.:
	- Cæsar.open, for models expressed as Lotos descriptions,
	- Bcg Open, for models represented as Bcg graphs,
	- Exp.open, for models expressed as communicating automata, and
	- Seq.open, for models represented as sets of execution traces.

The CADP toolbox also includes additional tools, such as ALDÉBARAN and TGV ($Test$) Generation based on Verification) developed by the VERIMAG laboratory (Grenoble) and the VERTECS project team of INRIA Rennes.

The CADP tools are well-integrated and can be accessed easily using either the EUCALYPTUS graphical interface or the SVL ^[GL01] scripting language. Both EUCALYPTUS and SVL provide users with an easy, uniform access to the CADP tools by performing file format conversions automatically whenever needed and by supplying appropriate command-line options as the tools are invoked.

The TRAIAN Compiler. We develop a compiler named TRAIAN for translating descriptions written in the LOTOS NT language into C programs, which will be used for simulation, rapid prototyping, verification, and testing.

The current version of Traian performs lexical analysis, syntactic analysis, abstract syntax tree construction, static semantics analysis, and C code generation for LOTOS NT types and functions.

Although this version of TRAIAN is still incomplete (it does not handle LOTOS NT processes), it already has useful applications in compiler construction [GLM02]. The recent compilers developed by the VASY project team — namely AAL, CHP2LOTOS, EVALUATOR 4.0, EXP.OPEN 2.0, FSP2LOTOS, LNT2LOTOS, NTIF, and SVL — all contain a large amount of LOTOS NT code, which is then translated into C code by TRAIAN.

Our approach consists in using the Syntax tool (developed at Inria Rocquencourt) for lexical and syntactic analysis together with LOTOS NT for semantical aspects, in particular the definition, construction, and traversals of abstract trees. Some involved parts of the compiler can also be written directly in C if necessary. The combined use of SYNTAX, LOTOS NT, and TRAIAN proves to be satisfactory, as regards both the rapidity of development and the quality of resulting compilers.

The TRAIAN compiler can be freely downloaded from the VASY WEB site (see "http://www.inrialpes.fr/vasy/traian").

1.2.4 Application domains

The theoretical framework we use (automata, process algebras, bisimulations, temporal logics, etc.) and the software tools we develop are general enough to fit the needs of many application domains. They are virtually applicable to any system or protocol made of distributed agents communicating by asynchronous messages. The list of recent case studies performed with the CADP toolbox illustrates the diversity of applications:

- *Hardware architectures:* asynchronous circuits, bus arbitration protocols, cache coherency protocols, hardware/software codesign;
- Databases: transaction protocols, distributed knowledge bases, stock management;
- Consumer electronics: audiovisual remote control, video on-demand, FIREWIRE bus, home networking;

[[]GL01] Hubert Garavel and Frédéric Lang. SVL: a Scripting Language for Compositional Verification. In Myungchul Kim, Byoungmoon Chin, Sungwon Kang, and Danhyung Lee, editors, Proceedings of the 21st IFIP WG 6.1 International Conference on Formal Techniques for Networked and Distributed Systems FORTE'2001 (Cheju Island, Korea), pages 377–392. IFIP, Kluwer Academic Publishers, August 2001. Full version available as INRIA Research Report RR-4223.

[[]GLM02] Hubert Garavel, Frédéric Lang, and Radu Mateescu. Compiler Construction using LOTOS NT. In Nigel Horspool, editor, *Proceedings of the 11th International Conference on Compiler* Construction CC 2002 (Grenoble, France), volume 2304 of Lecture Notes in Computer Science, pages 9–13. Springer Verlag, April 2002.

- Security protocols: authentication, electronic transactions, cryptographic key distribution;
- Embedded systems: smart-card applications, air traffic control;
- Distributed systems: virtual shared memory, distributed file systems, election algorithms, dynamic reconfiguration algorithms, fault tolerance algorithms;
- Telecommunications: high speed networks, network management, mobile telephony, feature interaction detection;
- Human-machine interaction: graphical interfaces, biomedical data visualization, etc.

1.3 Objectives for the evaluation period

At the previous project-team evaluation, we proposed to focus our activity during 2004- 2007 on the following research themes:

1. New generation formal description techniques. The adequate modeling of asynchronous systems is an open problem, for which no full solution exists so far. In this domain, our previous work on the LOTOS language is almost complete (except for some improvements asked and financed by BULL). We wish to focus on the new E-LOTOS standard.

The industrial partners to which we have presented E-LOTOS have expressed their interest, but are still expecting tools. This is the reason why, based on the experience acquired with LOTOS, we wish to design efficient compilation and verification techniques for E-LOTOS. This work has started with the development of the TRAIAN compiler and the definition of the NTIF intermediate model.

- 2. Fight against state explosion. We wish to continue our work to fight against the combinatorial explosion of the number of states, which happens in enumerative verification. We consider in particular three directions:
	- Symbolic analysis techniques, which consist in analysing the data-flow of functions and processes.
	- Compositional verification, which consists in processing separately (as much as possible) the sequential components of a parallel system under verification. The efficiency of this approach can be improved by combining it with techniques based on partial orders and the detection of symmetries. We have started a complete rebuild of the CADP compositional verification tools, in order to make compositional verification more efficient and more automated.
	- Massively parallel verification, which aims at exploiting the resources (memory as well as Cpu time) provided by the parallel and distributed architectures, in particular clusters of Pcs. Our objective is to enable the scaling up of the CADP verification tools in order to verify systems with at least one billion of "real" states (in explicit enumeration).
- 3. Temporal logic extended with data. Usual temporal logics permit to specify system correctness properties, but suffer from an important limitation. To palliate this limitation, we have extended the μ -calculus with constructs permitting to reference the typed data contained in messages exchanged between distributed agents. Our partner Bull is looking forward to using this formalism. The next step consists in compiling and verifying properties of the μ -calculus containing data efficiently.

4. Generic components for verification, test, and performance evaluation.

For long, we have been delivering our research results in the form of software components, which permit to build tools of increasing sophistication. After the "classical" software components Bcg and Open/Cæsar (for the representation of explicit or implicit transition systems), we have recently designed new libraries for efficient on the fly resolution of boolean equation systems, which are likely to serve in verification based on the μ -calculus and bisimulations (and perhaps also in test generation, partial order verification, and controller synthesis). We also work at other software tools that bring the domains of formal verification and performance evaluation nearer to each other.

During the evaluation period, the scope of Objective 1 was broadened by considering source-level translations from various process algebras and concurrent languages into LOTOS, so as to widen the applicability of the CADP tools. We undertook these new activities in the framework of several projects (FIACRE, OPENEMBEDD, TOPCASED, and the INRIA/LETI collaboration).

To assess the usability of LOTOS NT in an industrial environment, we also undertook the development of a prototype translator from LOTOS NT to LOTOS, which allows to benefit from all optimizations of the LOTOS compilers without investing too much resources in an optimized native implementation of LOTOS NT.

1.4 Objective 1: New generation formal description techniques

1.4.1 Personnel

Hubert Garavel, Frédéric Lang, Wendelin Serwe.

1.4.2 Project-team positioning

Vasy is the only Inria research team whose main research field is model checking of asynchronous systems (as opposed to model checking of synchronous systems, or other verification techniques). As formal description techniques, Vasy relies on process algebras, in particular the ISO standards LOTOS and E-LOTOS. As regards the definition of new formal description techniques, Vasy participated actively to the standardization of E-Lotos and cooperates with several European research groups (Cwi, Laas-Cnrs, Saarland University, \dots). Vasy is the only team to develop and maintain tools for (a variant of) E-Loros.

Vasy is also involved in two major French projects in the field of the integration of formal methods in model driven engineering, namely OPENEMBEDD and TOPCASED.

1.4.3 Scientific achievements

Compilation of LOTOS. The CADP toolbox contains several tools dedicated to the LOTOS language, namely: the CÆSAR.ADT compiler $\left|\frac{\text{Gar89}}{\text{car89}}\right|$ for the data type part of LOTOS, the CÆSAR compiler $^{[GS90]}$ for the process part of LOTOS, and the CÆSAR.INDENT pretty-printer.

As regards the CÆSAR.ADT compiler for the data part of LOTOS:

- We designed and implemented a fixpoint algorithm for the detection of LOTOS types whose domain of values is either finite or manually bounded by the specifier.
- We deeply modified the CÆSAR.ADT compiler for the data part of LOTOS so as to implement a feature requested by many users around the world.

Enumerative verification for specifications that contain typed values may require to enumerate exhaustively the domains of certain types, i.e., the set of all values of certain types. To do this, CÆSAR.ADT generates automatically *iterators* (i.e., fragments of C code) suitable for enumerating LOTOS types, which are basically data types defined by a set of free constructors. Obviously, this can only be done for types with a finite domain. CÆSAR.ADT also accepts iterators written by the user manually.

So far, the iterators generated automatically by CÆSAR.ADT were restricted to certain classes of LOTOS types: (bounded) natural numbers, enumerated types, and tuple types. The changes brought to CÆSAR.ADT allow iterators to be generated for all finite LOTOS types, including the intricate case of union types, which might be nested at any depth.

[[]Gar89] Hubert Garavel. Compilation of LOTOS Abstract Data Types. In Son T. Vuong, editor, Proceedings of the 2nd International Conference on Formal Description Techniques FORTE'89 (Vancouver B.C., Canada), pages 147–162. North-Holland, December 1989. [GS90] Hubert Garavel and Joseph Sifakis. Compilation and Verification of LOTOS Specifications. In L. Logrippo, R. L. Probert, and H. Ural, editors, Proceedings of the 10th International

Symposium on Protocol Specification, Testing and Verification (Ottawa, Canada), pages 379– 394. IFIP, North-Holland, June 1990.

This improvement required a deep modification of the concept of iterators and the addition of $1,000$ new lines of code in CÆSAR.ADT. In the former version of CÆSAR.ADT, an old-style iterator consisted of one single C macro-definition (similar to a "for"-loop), whereas in the modified versions of CÆSAR.ADT, a new-style iterator consists of two companion C macro-definitions (based on a "first/next" scheme).

A key issue was to maintain, as much as possible, backward compatibility with former versions of CÆSAR.ADT, in particular by accepting old-style iterators already written by the users manually. In most cases, the change is transparent to the end-user; otherwise, error messages are emitted, which will disappear after minor modifications by the user.

The CÆSAR compiler, the predefined LOTOS data type libraries, and the CADP demo examples have been updated so as to take advantage of new-style iterators.

As regards the CÆSAR compiler for the process part of LOTOS:

- The EXEC/CESAR programming interface was enhanced with new functionalities that give access to Petri net-related information (number of places, number of transitions, last transition fired, etc.), as well as means to randomize the firing of τ transitions; these features proved to be useful for the FormalFame contract.
- We introduced a heuristical algorithm that permutes the various fields of state vectors so as to save memory by reducing the unused "padding" bits introduced by machine word alignment constraints; although the average memory gain measured on a large set of benchmarks is disappointing (2%) , it is still worth when millions of state vectors are to be stored in main memory.
- Similarly, to reduce the memory size of transition labels, we introduced several optimization techniques: compaction of transition numbers, use of bit fields, and field permutation (as for state vectors), all of which led to an average memory gain of 45%.
- The code generated by CÆSAR for computing a hash function on transition labels was improved; in practice, the average number of hash collisions is divided by a factor ranging from 2.5 (on PC/LINUX) to 3.9 (on SUN/SOLARIS).
- The code generated by CÆSAR for converting transition labels to character strings was improved in several ways; in practice, this makes the exploration of an entire transition system (between 1.25 and 4 times) faster.
- In the EXEC/CÆSAR mode, the code generated for firing each transition was made faster by delaying as much as possible certain computations (e.g., current state storage and next state computation) until it is sure that the transition will be actually fired (which is only the case if all guard predicates are true and if the environment selects that particular transition); otherwise, these computations can be safely skipped. Another profitable optimization consists in avoiding to recompute the successor state information several times for the same state (a situation that may occur when the environment is not immediately ready to accept a transition). On the ILU benchmark studied in the FormalFame contract, these optimizations led to a speed improvement between 24% (on Pc/LINUX) and 43% (on SUN/SOLARIS).

• In the framework of the FormalFame Plus contract, we simplified the use of the $EXEC/CESAR$ environment [GVZ01]. EXEC/CÆSAR allows to interconnect, on the one hand, the C code generated by CÆSAR from the LOTOS description of a system and, on the other hand, the "real" environment with which this system interacts. This interconnection is implemented as a collection of C functions, one per visible gate declared in the LOTOS specification, which have to be written by hand.

The new version of Cæsar greatly automates this task by generating automatically, for each function, a C code skeleton that implements appropriate pattern-matching actions for checking gate parameters — since, in LOTOS, the same gate can be overloaded with several parameter lists that differ in number, types and direction (input or output) — as well as logging actions to trace the execution of these functions.

• We enhanced the optimization by which CÆSAR eliminates all "dead" transitions from its internal network model (i.e., an extended Petri net model generated by CÆSAR from a source LOTOS description).

Previously, the detection of "dead" transitions was done using an *explicit state* approach, by enumerating all reachable markings. However, a benchmark experiment that we conducted in 2003 on a large LOTOS example provided to us by BULL demonstrated that symbolic methods were superior for that task.

For this reason, D. Bergamini developed in 2004 a new tool named CÆSAR.BDD (900 lines of C code), which uses symbolic methods (Binary Decision Diagrams) to compute structural properties of basic Petri nets, including the set of "dead" transitions. The CÆSAR compiler was enhanced to cooperate with CÆSAR.BDD for the elimination of "dead" transitions. The good performance provided by the symbolic approach made possible to turn "dead" transitions elimination into a systematic optimization, whereas it was previously only an optional one.

• We worked on techniques for state space reduction, our goal being to decrease the size of the graphs generated by Cæsar, still preserving strong bisimulation between the original and reduced graphs.

Our approach is based on live variable analysis, first proposed by H. Garavel and Juan Galvez [Gal93]. The basic idea is to assign a canonical value to any variable that is no longer used, so as to avoid distinguishing state vectors that only differ by the values of some variables not used in the future. This is done by adapting classical data flow analysis to the extended Petri nets generated by Cæsar and by resetting to zero each variable as soon as it ceases to be alive.

Our approach is general enough to handle so-called hierarchical units, i.e., the possibility to split each process into a set of concurrent sub-processes at an arbitrary nesting depth. In this model, concurrent processes do not share variables; however, the variables of a parent process can be consulted (but not modified) by its child sub-processes, a situation for which we designed several heuristics. We identified a difficult problem arising in the particular case of "reset/use" conflicts, and we refined our approach to handle such conflicts properly.

[GVZ01] Hubert Garavel, César Viho, and Massimo Zendri. System Design of a CC-NUMA Multiprocessor Architecture using Formal Specification, Model-Checking, Co-Simulation, and Test Generation. Springer International Journal on Software Tools for Technology Transfer (STTT), 3(3):314–331, July 2001. Also available as INRIA Research Report RR-4041. [Gal93] Juan Galvez Londono. Analyse du flux des données dans un système parallèle. DEA, Institut

National Polytechnique de Grenoble, June 1993.

We implemented our ideas in version 7.0 of CÆSAR (about 5,000 lines of additional C code), which was officially released as part of CADP in July 2006. On all CADP demos, Cæsar 7.0 reduced the state space by a mean factor of 45 (we observed a maximum factor of 4,400) as regards the number of states and by a mean factor of 38 (we observed a maximum factor of 3,100) as regards the number of transitions. On a benchmark suite of 518 LOTOS specifications, among which 289 appeared to be relevant for assessing our approach; for the 229 others, the network variables could be eliminated by optimizations already implemented in Cæsar, such as constant detection and transformation into registers (i.e., variables local to a transition). For 131 examples, the size of graphs generated by Cæsar was divided by a mean factor of 9 (with a maximum of 400) as regards the number of states and a mean factor of 13 (with a maximum of 500) as regards the number of transitions. On three further examples our prototype was capable to generate state space that the standard version Cæsar 6.2 could not handle due to lack of memory. For one of these examples, we observed a reduction factor greater than 10^4 .

This work led to publications [19, 4].

Additionally, W. Serwe experimented further uses of data-flow analysis to improve the efficiency for enumerative verification. A prototype version of Cæsar was developed and experimented in the framework of the FormalFame Plus contract: we obtained a memory reduction by a factor of 1.4 and a time reduction by a factor of 2.

We performed maintenance activities for these tools (1 bug fixed in CÆSAR.ADT, 5 bugs fixed in CÆSAR, 1 bug fixed in the CÆSAR.BDD tool invoked by CÆSAR, 3 bug fixes and 2 enhancements in CÆSAR.INDENT, and 4 bugs fixed in the common front-end). We also improved the C code generated by CÆSAR and CÆSAR.ADT to avoid warnings emitted by the most recent C compilers.

Compilation of E-LOTOS and LOTOS NT. As regards the data part of E-LOTOS and, more specifically, its LOTOS NT variant elaborated by the VASY team — we continued to improve the Traian compiler, which is distributed on the Internet and used intensively within the VASY team as a development tool for compiler construction ^[GLM02].

During the evaluation period, we released three successive versions 2.3, 2.4, and 2.5 of Traian. This development effort, which increased the software size from 48, 000 to 55, 000 lines of code, completes the integration in TRAIAN of the code optimizations studied by Claude Chaudet in 1999 (see $\S 5.2.3$ in the 1999 VASY activity report and $\S 5.2.1$ in the 2002 Vasy activity report). It also brings a higher degree of symmetry between Traian and the CÆSAR.ADT compiler for the data part of LOTOS. In addition to several bug fixes, the new version of TRAIAN brings useful enhancements:

- Particular classes of LOTOS NT data types (enumerated types, tuples, natural numbers, singleton types, and isomorphic types) are now recognized automatically and implemented optimally.
- For recursive types, heuristics allow to reduce the number of LOTOS NT types implemented using pointers; however, a compiler directive exists to force a given LOTOS NT type to be implemented using pointers.
- [GLM02] Hubert Garavel, Frédéric Lang, and Radu Mateescu. Compiler Construction using LOTOS NT. In Nigel Horspool, editor, Proceedings of the 11th International Conference on Compiler Construction CC 2002 (Grenoble, France), volume 2304 of Lecture Notes in Computer Science, pages 9–13. Springer Verlag, April 2002.
- It is now possible to give pointer types a canonical representation by storing all their values into hash tables, which avoids to allocate multiple instances of the same value; in the framework of enumerative verification, this technique allows significant savings in memory space (on a benchmark proposed by Jan Friso Groote, we observed that the amount of memory needed was divided by 400).
- As for LOTOS, it is now possible to split LOTOS NT specifications into several files using a compiler directive.
- The TRAIAN compiler was ported to the MAC OS X and recent LINUX operating systems, and the C code generated by TRAIAN was made compatible with the latest versions of Gcc and Intel's Icc compilers. In addition, the Traian libraries and shell-scripts have been ported to the ITANIUM 64-bit platform running the LINUX operating system.

We also developed a new tool, named TRAIAN.INDENT, for indenting LOTOS NT programs, similar to the existing tool CÆSAR.INDENT.

In parallel, we pursued the design of TRAIAN 3.0, a new generation compiler that could handle the data parts of both LOTOS and LOTOS NT, so as to merge CÆSAR.ADT and TRAIAN 2.3 into a unique compiler. The requirement base for TRAIAN 3.0 grew from 140 to 198 entries.

In the framework of the FORMALFAME PLUS contract, we undertook the development of a tool suite for the translation from LOTOS NT to LOTOS, which aims at easing the development of large specifications by BULL and to reuse the existing LOTOS tools for analyzing concurrent systems described in LOTOS NT. The tool suite consists of a LOTOS/LOTOS NT preprocessing tool named LPP $(1, 280)$ lines of C code), a tranlator from LOTOS NT data types and functions to LOTOS named LNT2LOTOS, developed using the aforementioned Syntax/Traian technology (2, 100 lines of Syntax code, 14, 000 lines of LOTOS NT code, and $1,200$ lines of C code), and a shell script named LNT COMPILE, which calls LPP and LNT2LOTOS and allows the generated LOTOS code to be combined with handwritten LOTOS code and/or C code provided by the user. The LNT2LOTOS translator has the following features:

- It translates all LOTOS NT data types into LOTOS abstract data types. All constructor types are equiped with predefined comparison functions ("=", "<", " \leq ", etc.) based on a recursive lexicographic ordering of constructors and constructor fields, if not given by the user otherwise. A new predefined type "sorted list of T" was added to the LOTOS NT language. The elements of a sorted list are sorted automatically using the order relation " \lt " on T.
- It translates LOTOS NT functions into LOTOS equations. The translation was inspired from an algorithm ^[PFK05] that translates into Horn clauses a subset of the C language ("while" loops without "break" statements and functions with value passing parameters only and a single "return" statement located at the end of the function). We extended this algorithm so as to handle reference passing parameters, pattern matching ("case" statement), loop interruptions ("break" statement), multiple "**return**" statements within the body of functions, uncatchable exceptions ("raise" statement), and function name overloading.

[PFK05] Olivier Ponsini, Caroline Fédèle, and Emmanuel Kounalis. Rewriting of imperative programs into logical equations. Science of Computer Programming, 56(3):363–401, May – June 2005.

7 successive versions of the tool suite were delivered to Bull, who uses Lotos NT to model a critical part of its Fame2 multiprocessor architecture for high-end servers. A non-regression test suite of 67 programs representing more than 6,000 lines of LOTOS NT code was developed. A 47 page reference manual was written [39]. A forge was set up under Inria GForge to track bugs and feature requests, and to serve as a repository where our BULL partners can download the new versions of the LNT2LOTOS tool suite.

As regards the process part of E-LOTOS and LOTOS NT, compiling is a difficult problem as these languages combine concurrency, quantitative time, and exceptions. To deal with these problems progressively, we chose to focus first on the sequential processes present in E-Loros and Loros NT. In 2002, we designed a formalism named NTIF (New Technology Intermediate Form) to be used as an intermediate language for compiling and verifying E-Loros and Loros NT processes.

NTIF allows to specify extended automata parameterized by typed variables. Each transition is labeled with an action (which allows communication with the environment according to the rendezvous semantics of process algebras) and a sequential code fragment to read and/or write variables. Compared to classical "condition/action" (or "guarded commands") automata, NTIF provides high level control structures (statements "case", "*if-then-else*", "while", etc.); this avoids the introduction of spurious intermediate states and transitions, as well as the duplication of boolean conditions, an important source of errors [GL02] .

The existing tools for NTIF were enhanced in several ways:

- For modularity reasons, we merged the $Nr2D$ (which visualizes NTIF descriptions graphically) and Nt2If (which unfolds Ntif descriptions to produce lower level formalisms) into one single tool, named NTIF. The architecture of this new tool supports several compiler back-ends that translate NTIF into a variety of languages and formats.
- \bullet A file inclusion mechanism was implemented, which allows to split NTIF descriptions into several files.
- The static semantics checking phase of NTIF was entirely rewritten to be more efficient and display better error messages. Static checks for proper variable initialization were added, which allowed to detect uninitialized variables in existing NTIF specifications.
- Two new back-ends were developed, which translate NTIF to the input languages used by the TReX and Uppaal tools for timed automata. In the case of Uppaal, both XTA and XML formats can be generated. The back-ends translate the high level NTIF timed constructs into clocks, time guards, and time progress conditions that express the impossibility to enter or stay in a given state.
- We added to NTIF two standard libraries (lossy buffers and write-only buffers). In the general case, these buffers are expressed as normal Ntif processes. However, when translating to TReX input language, these buffers are recognized and implemented as TReX built-in buffers for optimization purpose.

[[]GL02] Hubert Garavel and Frédéric Lang. NTIF: A General Symbolic Model for Communicating Sequential Processes with Data. In Doron Peled and Moshe Vardi, editors, Proceedings of the 22nd IFIP WG 6.1 International Conference on Formal Techniques for Networked and Distributed Systems FORTE'2002 (Houston, Texas, USA), volume 2529 of Lecture Notes in Computer Science, pages 276–291. Springer Verlag, November 2002. Full version available as INRIA Research Report RR-4666.

These improvements increased the size of the NTIF tool from 6,500 to 13,300 lines of code $(9, 500$ lines of LOTOS NT code, 2, 200 lines of SYNTAX code, and 1, 600 lines of C code).

We also started introducing quantitative time concepts in NTIF, such as a "wait" operator that lets a given amount of time elapse, timing tags on actions to express deadline, urgency, and a construct to capture the time elapsed between the instant an action is enabled and the instant it actually occurs.

Source-Level Translations between Concurrent Languages. To enhance the dissemination of process algebras in industry and to widen the applicability of the CADP tools, we investigated source-level translations from various concurrent languages to LOTOS:

- In the framework of the $INRIA/LETI}$ collaboration, we focused on the process algebra CHP (*Communicating Hardware Processes*), which is used by the LETI laboratory to describe complex, asynchronous circuits at a high abstraction level. Having the goal to integrate formal verification into the design flow of complex microelectronic circuits, we defined a structural operational semantics for Chp and we proposed a translation scheme from CHP to LOTOS, which is finely-tuned for handling the hardware-specific "probe" operator of Chp. We developed a translator named CHP2LOTOS $[36]$ $(2, 200)$ lines of SYNTAX code, 13, 400 lines of LOTOS NT code, and 3, 900 lines of C code), which was successfully applied for verifying an asynchronous circuit implementing the Des encryption standard, as well as the Faust asynchronous Noc (*Network on Chip*) [SSTV07] developed at LETI.
- We considered the process algebra FSP (*Finite State Processes*) defined in a popular textbook on concurrency [MK99]. In collaboration with Jeff Kramer and Jeff Magee (Imperial College, London), we designed a translation scheme from FSP to LOTOS. This allowed to detect and remove several ambiguities in the reference Fsp grammar. We developed a prototype translator FSP2LOTOS (5,000 lines of SYNTAX code, 20, 000 lines of Lotos NT code, and 500 lines of C code) and successfully tested it on 10, 500 lines of Fsp code, including many examples given in the Fsp textbook.
- In the framework of the FIACRE, OPENEMBEDD, and TOPCASED projects, and in cooperation with the LAAS-CNRS and IRIT laboratories, we defined a new intermediate model named FIACRE (Format Intermédiaire pour les Architectures de Composants Répartis Embarqués). Derived from NTIF $^{[GL02]}$ and V-COTRE $^{[BRV+03]}$,
- [SSTV07] Gwen Salaün, Wendelin Serwe, Yvain Thonnart, and Pascal Vivet. Formal Verification of CHP Specifications with CADP — Illustration on an Asynchronous Network-on-Chip. In Proceedings of the 13th IEEE International Symposium on Asynchronous Circuits and Systems ASYNC 2007 (Berkeley, California, USA). IEEE Computer Society Press, 2007. to appear. [MK99] Jeff Magee and Jeff Kramer. Concurrency: State Models and Java Programs. Wiley, 1999. [GL02] Hubert Garavel and Frédéric Lang. NTIF: A General Symbolic Model for Communicating Sequential Processes with Data. In Doron Peled and Moshe Vardi, editors, Proceedings of the 22nd IFIP WG 6.1 International Conference on Formal Techniques for Networked and Distributed Systems FORTE'2002 (Houston, Texas, USA), volume 2529 of Lecture Notes in Computer Science, pages 276–291. Springer Verlag, November 2002. Full version available as INRIA Research Report RR-4666. [BRV⁺03] B. Berthomieu, P.O. Ribet, F. Vernadat, J. Bernartt, J.-M. Farines, J.-P. Bodeveix, M. Filali, G. Padiou, P. Michel, P. Farail, P. Gaufillet, P. Dissaux, and J.-L. Lambert. Towards the
- verification of real-time systems in avionics: the COTRE approach. In Thomas Arts and Wan Fokkink, editors, Proceedings of the 8th International Workshop on Formal Methods for Industrial Critical Systems FMICS'2003 (Trondheim, Norway), volume 80 of Electronic Notes on Theoretical Computer Science, pages 201–216. Elsevier, June 2003.

FIACRE will be used as a pivot formalism between modeling languages (such as AADL, UML, or SYSML) and verification tools (such as CADP and TINA).

- In collaboration with Gregor Goessler (POPART project-team), we designed a prototype translator from the BIP modeling language of the PROMETHEUS tool developed by POPART to the input languages of CADP (EXP.OPEN 2.0 and SVL).
- We also started to investigate the verification of TLM (*Transaction Level Model*) specifications described in SYSTEMC $[IEEE05]$. For this purpose, we studied the SystemC front-end Pinapa [MMMC05], with the goal of devising a translation from (a TLM subset of) SYSTEMC into LOTOS or LOTOS NT.

1.4.4 Collaborations

- Gregor Goessler (POPART project team) : connection to CADP of the PROMETHEUS tool's input language.
- Jeff Magee and Jeff Kramer (Imperial College, London) : translation from Fsp to Lotos; one month visit by Gwen Salaün at Imperial College.
- Yvain Thonnart and Pascal Vivet (CEA/LETI, Grenoble) : translation from CHP to LOTOS; accepted joint publication [37].
- François Vernadat and Bernard Berthomieu (LAAS-CNRS, Toulouse) : design of FIACRE.

1.4.5 External support

The contracts Fiacre, FormalFame, FormalFame Plus, and Senva provided some funding to tackle this objective.

1.4.6 Self assessment

There has been a strong demand from BULL for new generation formal description techniques, which are the main topic of the FormalFame Plus collaboration. The results obtained so far are encouraging: Recently, Bull has started to use the data part of the LOTOS NT language and gave us very positive feedback. Other industrial partners, such as ST MICROELECTRONICS, have also shown a strong interest in LOTOS NT. This work should be extended to a subset of LOTOS NT including processes. The translation to Loros became a viable solution due to the major enhancements brought to Loros compilers of Vasy (iterators, static analysis, . . .).

There is also a strong interest from industrials for the connection of formal verification tools to model driven engineering environments. This is a topic of projects such as TOPCASED and OPENEMBEDD, which involve numerous industrial partners such as AIRBUS, and to which VASY participates. Such connections necessitate carefully designed intermediate models between modeling languages and verification tools. Our work on NTIF and FIACRE is an important step in that direction.

[[]IEE05] IEEE. IEEE Standard SystemC Language Reference Manual. IEEE Standard 1666-2005, Institution of Electrical and Electronic Engineers, December 2005.

[[]MMMC05] Matthieu Moy, Florence Maraninchi, and Laurent Maillet-Contoz. Pinapa: An Extraction Tool for SystemC descriptions of Systems-on-a-Chip. In Wayne Wolf, editor, EMSOFT. ACM, September 2005.

1.5 Objective 2: Fight against state explosion

1.5.1 Personnel

Hubert Garavel, Christophe Joubert, Frédéric Lang, Radu Mateescu, Wendelin Serwe.

1.5.2 Project-team positioning

Any research team tackling enumerative verification of asynchronous concurrent systems is faced to state explosion. Therefore, numerous techniques to alleviate the state explosion problem have been proposed. Vasy focuses on the smooth integration and combination of most of these techniques (symbolic analysis, compositional verification, on the fly verification, massively parallel verification, . . .) in a single toolbox. As regards compositional verification, Vasy innovated by the development of a scripting language and compiler which eases the writing of compositional verification scenarios. VASY is also one of (if not the) first teams to have made available a tool for massively parallel verification. Vasy collaborates with the leading European teams in massively parallel verification within the Ec-Moan project.

1.5.3 Scientific achievements

Symbolic analysis techniques. We developed symbolic analysis techniques for state space reduction based on live variable analysis within Cæsar. See Section 1.4.3.

Compositional verification. The CADP toolbox contains various tools dedicated to compositional verification, among which Bcg Graph, Projector 2.0, Exp.open 2.0, and SVL play a central role.

Designed to speed up the compositional verification of asynchronous systems, Bcg Graph is a tool for generating the Bcg graphs corresponding to Fifo communication buffers efficiently. During the evaluation period, we extended Bcg Graph so as to generate two other kinds of graphs, namely *bag automata*, which model asynchronous communication buffers that do not preserve the ordering of messages, and chaos automata, which are graphs containing one single state and and a set of looping transitions on that state. BCG_GRAPH (2,700 lines of C code) allows to generate large BCG graphs (hundreds of thousands of states) within a few minutes. The generated graphs are always minimal modulo strong bisimulation.

PROJECTOR 2.0 is a tool (totally rewritten in 2002) that implements behaviour abstraction [GSL96,KM97], by taking into account interface constraints. During the evaluation period, we improved Projector 2.0 by adding options to hide and rename labels on the fly, based on the Cæsar Solve library, and we corrected a few bugs. We also improved its efficiency by introducing a hash function specifically adapted to state products. On real examples provided by the Technical University of Eindhoven, the execution time of PROJECTOR 2.0 was divided by a factor of up to four. A manual page was written for PROJECTOR 2.0 and the tool became part of CADP in December 2004.

[GSL96] S. Graf, B. Steffen, and G. Lüttgen. Compositional Minimization of Finite State Systems using Interface Specifications. Formal Aspects of Computation, 8(5):607–616, September 1996.

[KM97] Jean-Pierre Krimm and Laurent Mounier. Compositional State Space Generation from LO-TOS Programs. In Ed Brinksma, editor, Proceedings of TACAS'97 Tools and Algorithms for the Construction and Analysis of Systems (University of Twente, Enschede, The Netherlands), volume 1217 of Lecture Notes in Computer Science, Berlin, April 1997. Springer Verlag. Extended version with proofs available as Research Report VERIMAG RR97-01.

EXP.OPEN 2.0 is a compositional verification tool that explores on the fly the graph corresponding to a network of communicating automata (represented as a set of Bcg files). These automata are composed together in parallel using either algebraic operators (as in Ccs, Csp, Loros, and μ CRL), "graphical" operators (as in E-Loros [ISO01] and LOTOS NT $^{[GS99]}$), or synchronization vectors (as in the MEC and Fc2 tools). Additional operators are available to hide and/or rename labels (using regular expressions) and to cut certain transitions.

Version 2.0 of Exp.open was developed in 2002 to overcome the limitations of the previous version 1.0. During the evaluation period, we worked along the following lines:

- We proved that branching bisimulation is a congruence for all EXP.OPEN 2.0 operators. This is a key property for compositional verification.
- We took μ CRL syntax conventions into account to extract information (gate, offers) from labels, thus improving μ CRL support.
- Based on feedback received from external users, we added warning messages when some synchronization between automata cannot ever happen because one of the automata does not contain the appropriate label.
- We added options to obtain static information about the network of communicating automata, such as a list of the labels that potentially belong to the product and the size of each Bcg graph in the network.
- We added a new operator for specifying priorities between the transitions of a network of communicating automata.
- The code was optimized and the algorithm for enumerating the successors of a given state was improved, which reduced the generation time by 20 % on average, with a constant negligible memory overhead. A performance comparison with Exp.open 1.0 on a dozen realistic examples shows that Exp.open 2.0 is faster (from 1.6 to 50 times) and uses less memory (about 2 times less).
- We extended the possibilities of translation from EXP.OPEN's networks of communicating automata into input formats accepted by other tools. In addition to the existing interconnection with the Pep tool for Petri nets (developed at the University of Oldenburg), we implemented translations to the parallel Fc2 format designed at Inria Sophia-Antipolis and to the Tpn Petri nets format of the Tina toolbox developed at LAAS-CNRS.
- To address state explosion, we enhanced Exp.open 2.0 with four partial order reduction techniques.

The first and second techniques preserve respectively the deadlocks and the weak traces of the network of automata.

[GS99] Hubert Garavel and Mihaela Sighireanu. A Graphical Parallel Composition Operator for Process Algebras. In Jianping Wu, Qiang Gao, and Samuel T. Chanson, editors, Proceedings of the Joint International Conference on Formal Description Techniques for Distributed Systems and Communication Protocols, and Protocol Specification, Testing, and Verification FORTE/PSTV'99 (Beijing, China), pages 185–202. IFIP, Kluwer Academic Publishers, October 1999.

[[]ISO01] ISO/IEC. Enhancements to LOTOS (E-LOTOS). International Standard 15437:2001, International Organization for Standardization — Information Technology, Genève, September 2001.

The third technique is based on τ -confluence and preserves branching bisimulation. We assessed our approach on two benchmarks (a leader election protocol on a token ring, and a distributed implementation of Erathostene's sieve) used by Ramakrishna & Smolka [RS97] to experiment another partial order reduction based on τ -inertness. The graphs generated by Exp.open 2.0 are comparable or even smaller than those reported in ^[RS97]: As the number of concurrent processes increases, the graph generated by Exp.open 2.0 for the sieve remains of constant size, whereas [RS97] indicates a linear growth.

The fourth technique (based on observations made in [Her02]) applies to stochastic models and preserves stochastic branching bisimulation. It consists in giving priority to invisible transitions over stochastic transitions, thus expressing that invisible transitions are instantaneous. In collaboration with Holger Hermanns and Sven Johr (Saarland University), we applied this technique to study a stochastic model of a distributed mutual exclusion algorithm. This allowed to divide by up to 5 the number of states of the generated stochastic models.

• We also developed a technique that allows to synthesize interface constraints imposed on one automaton by (a subset of) its neighbour automata in a network of communicating automata. These interface constraints can be given to the PROJECTOR 2.0 tool so as to generate the behaviour corresponding to a process. We experimented this technique on two case studies, namely the HAVi (Home Audio Video) protocol developed by eight consumer electronics companies (Grundig, Hitachi, Matsushita, Philips, Sharp, Sony, Thomson, and Toshiba) and a cache coherence protocol, both modeled in LOTOS. The experiments allowed to reduce the state space of some processes by one or two orders of magnitude, thus improving over existing techniques.

The Exp.open 2.0 tool consists of 2, 200 lines of Syntax code, 8, 800 lines of LOTOS NT code, and 2,400 lines of C code. A detailed manual page for EXP. OPEN 2.0 was written and the tool became part of CADP in August 2004. EXP.OPEN 2.0 was used in the framework of the Fiacre national action and at Saarland University, among other places. We developed three new demo examples to illustrate the recent functionalities of Exp.open 2.0.

SvL (Script Verification Language) is both a high level language for expressing complex verification scenarios and a compiler dedicated to this language. During the evaluation period, we enhanced the Svl language and compiler along the following lines:

- We modified SvL so as to invoke the new BISIMULATOR tool to perform behavioural comparisons, PROJECTOR 2.0 to implement its abstraction operator, and EXP.OPEN 2.0 to compute automata products.
- We extended the SVL language to support the new equivalences available in REDUCTOR 5.0 and the new features of BISIMULATOR and EVALUATOR, e.g., selection between depth-first or breadth-first search algorithms, selection of algorithms dedicated to acyclic graphs, etc.
- [RS97] Y.S. Ramakrishna and S.A. Smolka. Partial-Order Reduction in the Weak Modal Mu-Calculus. In A. Mazurkiewicz and J. Winkowski, editors, Proceedings of the 8th International Conference on Concurrency Theory CONCUR'97, volume 1243 of Lecture Notes in Computer Science, pages 5–24. Springer Verlag, 1997.
- [Her02] Holger Hermanns. *Interactive Markov Chains and the Quest for Quantified Quality*, volume 2428 of LNCS. Springer Verlag, 2002.
- We added a new operator called "refined abstraction", which allows to generate the graph of a process under constraints generated automatically using Exp.open 2.0.
- We adapted SvL so that, depending on the equivalence to be preserved, it invokes Exp.open 2.0 with the most appropriate partial order reduction, which is inferred from the semantic context automatically.

Two articles, one on Exp.open 2.0 [26] and one on refined interface generation using EXP.OPEN 2.0 and SVL [27] were published in international conferences.

Massively parallel verification. Enumerative verification algorithms need to explore and store very large graphs and, thus, are often limited by the capabilities of one single sequential machine. To push forward the limits, we are studying parallel and distributed algorithms adapted to the clusters of Pcs and networks of workstations available in most research laboratories.

As a first goal, we focused on parallelizing the graph construction algorithm, which is a bottleneck for verification, as it requires a considerable amount of memory to store all reachable states. For this purpose, we developed two tools $^{[GMS01]}$: DISTRIBUTOR splits the construction of a graph over N machines communicating using $T\text{CP}/\text{IP}$ sockets; each machine builds a graph fragment, the distribution of states between the machines being determined by a static hash function; BCG_MERGE merges the N graph fragments constructed by DISTRIBUTOR to produce the entire graph. DISTRIBUTOR 3.0 and BCG MERGE 3.0 [18] were properly documented and became part of CADP in 2005.

In the framework of the Senva collaboration, we defined in collaboration with Stefan Blom (Cwi, Amsterdam) the Pbg (Partitioned Bcg Graphs) format to represent the concept of "partitioned labeled transition system" [GMS01], which was implemented in DISTRIBUTOR and BCG_MERGE, allowing to simplify the command-line interface of these tools. The Pbg format provides various information for handling these fragments (number of states and transitions of each fragment, GCF file used to generate the fragments, log files produced on each machine, etc.). We developed four new prototype tools operating on Pbg files: PBG CP copies a PBG file and its dependencies (fragments, log files, and GCF file) from a machine to another; PBG_MV moves a PBG file (and its dependencies) between two machines; PBG_RM removes a PBG file (and its dependencies); and PBG_OPEN provides a distributed algorithm that implements the OPEN/CESAR programming interface ^[Gar98], thus allowing to explore on the fly a Pbg file (without merging its fragments first as Bcg Merge does).

To support the communication underlying distributed tools, we designed a library called CÆSAR_NETWORK, which provides various functionalities: management of the machine configuration file that contains the parameters of the distributed computation, process deployment protocol on a set of remote machines, emission and reception of messages using blocking or non-blocking sockets, communication buffer management, error processing, etc. Distributed computing sessions are described using the GCF ($Grid\ Configuration$)

[[]GMS01] Hubert Garavel, Radu Mateescu, and Irina Smarandache. Parallel State Space Construction for Model-Checking. In Matthew B. Dwyer, editor, Proceedings of the 8th International SPIN Workshop on Model Checking of Software SPIN'2001 (Toronto, Canada), volume 2057 of Lecture Notes in Computer Science, pages 217–234, Berlin, May 2001. Springer Verlag. Revised version available as INRIA Research Report RR-4341 (December 2001).

[[]Gar98] Hubert Garavel. OPEN/CÆSAR: An Open Software Architecture for Verification, Simulation, and Testing. In Bernhard Steffen, editor, Proceedings of the First International Conference on Tools and Algorithms for the Construction and Analysis of Systems TACAS'98 (Lisbon, Portugal), volume 1384 of Lecture Notes in Computer Science, pages 68–84, Berlin, March 1998. Springer Verlag. Full version available as INRIA Research Report RR-3352.

File) format, which was recently extended in order to support the mainstream job schedulers available in clusters and grids. CÆSAR_NETWORK allows a clear separation between verification algorithms and communication primitives.

As a second goal, we aim at parallelizing on the fly verification itself. Because the Cæsar Solve library is our central verification engine for both model checking, e.g., in the EVALUATOR tool, and equivalence checking, e.g., in the BISIMULATOR and REDUCTOR tools, we undertook the development of a distributed version of the CÆSAR_SOLVE library that could solve boolean equation systems on the fly using several machines. So far, we have developed a distributed local resolution algorithm [24, 2] based upon a breadth-first search of the underlying boolean graph performed by several worker processes under the supervision of a coordinator process. This distributed algorithm (16, 000 lines of C code) also produces diagnostics (boolean subgraphs illustrating the truth value of boolean variables) and various statistical information about the distributed resolution (e.g., number of variables and dependencies explored, number and size of messages used for resolution and termination detection, computation and idle times for each machine, etc.). It was recently enhanced to detect on the fly cyclic dependencies between equation blocks (the presence of such dependencies indicates that the boolean equation system has an alternation depth greater than one).

In order to obtain distributed on the fly equivalence checking and model checking functionalities, we developed prototype connections of the BISIMULATOR and EVALUATOR 3.5 tools, and of REDUCTOR's τ -confluence reduction, to the distributed boolean resolution algorithm. We also developed a random generator of boolean equation systems in order to test the performance of the distributed algorithm. An extensive set of experiments performed with these tools showed a good behaviour of the distributed resolution algorithm: quasi-linear speedup compared to the sequential breadth-first search algorithm of Cæsar Solve, good scalability with the number of machines, low percentage of termination detection messages, low memory overhead, and a balanced distribution of work among machines [23, 12].

Finally, along the lines of the test generation theory $^{[JJ05]}$ implemented in the TGV tool of CADP, we developed a prototype tool named EXTRACTOR $(2, 500)$ lines of C code), which reformulates the test generation problem as the local resolution of a boolean equation system, performed using either the sequential algorithms of CÆSAR_SOLVE, or the distributed resolution algorithm. The experiments performed on various graphs shown that the sequential version of EXTRACTOR exhibits performances comparable with TGV, and confirmed the good behaviour of the distributed resolution algorithm [25].

1.5.4 Collaborations

- Stefan Blom, Bert Lisser, and Jaco van de Pol (Cwi, Amsterdam, The Netherlands) : definition of the Pbg format for representing partitioned transition systems.
- Holger Hermanns and Sven Johr (Saarland University, Germany) : stochastic partial order reduction in Exp.open 2.0.
- [JJ05] Claude Jard and Thierry Jéron. TGV: Theory, Principles and Algorithms A Tool for the Automatic Synthesis of Conformance Test Cases for Non-Deterministic Reactive Systems. Springer International Journal on Software Tools for Technology Transfer (STTT), 7(4):297– 315, August 2005.

1.5.5 External support

The contracts Fiacre, FormalFame, FormalFame Plus, Multival, OpenEmbeDD, PARFUMS, SENVA, and TOPCASED provided funding to tackle this objective.

1.5.6 Self assessment

During the evaluation period, we implemented symbolic analysis techniques, which reduced the state spaces up to several orders of magnitude, while preserving strong bisimulation. We have started a study of other symbolic techniques, which have a strong potential impact on the efficiency of model checking.

During the evaluation period, our work in compositional verification continued with the aim to make compositional verification more practical, for instance by generating automatically efficient and correct interfaces. We integrated within the SvL scripting language the most recent functionalities provided by the CADP tools. However, although facilitated by SvL, the choice of a successful compositional verification strategy remains a difficult task. Research should be continued in this direction.

The research on parallel and distributed verification currently receives a considerable attention from the research community. Although the distributed algorithms and tools available (or under development) in CADP exhibit good performance on clusters of machines, it will be necessary to extend them in order to exploit the computing power of heterogeneous platforms such as grids.

1.6 Objective 3: Temporal logic extended with data

1.6.1 Personnel

Hubert Garavel, Radu Mateescu.

1.6.2 Project-team positioning

The model checking of the modal μ -calculus on finite transition systems is a long-standing problem, which has received a considerable attention from the scientific community during the last two decades. However, despite the fact that numerous algorithms were proposed in the literature [EL86,AC88,CS93,VL92,And94,LRS98,DSC99], relatively few of them led to efficient and robust implementations. Among the tool environments offering μ -calculus model checking features, the most prominent are the Concurrency Factory [CLSS96] and the Edinburgh Concurrency Workbench [SS98].

By extending the alternation-free modal μ -calculus with ACTL-like action formulas and Pdl-like modalities, we aimed at improving the conciseness and readability of formulas, whilst keeping a linear-time model checking complexity. As far as we know, the EVALUATOR 3.5 model checker of CADP is one of the few currently available tools providing this kind of extensions. The tool was successfully applied to 28 industrial case-studies (see "http://www.inrialpes.fr/vasy/case-studies") and is used as verification engine for analyzing video-on-demand server architectures [Pen06].

As regards the extensions of modal μ -calculus with data-handling constructs, the existing tools are focused on different approaches, such as Prolog XsB resolution [LRS98] or

System. PhD thesis, University of Corunha, November 2006.

symbolic verification ^[Dam94]. Our McL language subsumes these proposals and enhances them with constructs inspired from programming languages and from hybrid logics. The McL model checking approach we implemented in the EVALUATOR 4.0 prototype tool, based on the local resolution of boolean equation systems, allows to reuse the efficient algorithms available in the CÆSAR_SOLVE library of CADP.

1.6.3 Scientific achievements

The EVALUATOR Tool. EVALUATOR is a model checker that evaluates a temporal logic property on a graph represented implicitly using the OPEN/CÆSAR environment. Properties are described in regular alternation-free μ -calculus [9], a logic built from boolean operators, modalities containing regular expressions denoting transition sequences, and fixed point operators without mutual recursion between least and greatest fixed points. EVALUATOR works on the fly, by reformulating the model checking problem as the local resolution of a boolean equation system. The tool generates diagnostics (examples and counterexamples) explaining why a formula is true or false, and also allows to define parameterized temporal operators and to group them into separate libraries.

The version EVALUATOR 3.5 (5,600 lines of SYNTAX/FNC2 code and 5,100 lines of C code) became part of CADP in 2005. This version uses the boolean resolution algorithms provided by the Cæsar Solve library, whereas Evaluator 3.0 contained an ad hoc resolution engine. This enhances both the modularity and the functionality of the tool: the breadth-first search based algorithm A2 produces small-depth diagnostics; the memory-efficient algorithm A3 checks properties on acyclic graphs; and the memoryefficient algorithm $A4$ evaluates formulas of CTL, ACTL, and PDL (which lead to disjunctive or conjunctive boolean equation systems) by storing only states of the graph. A prototype connection of Evaluator 3.5 to a distributed boolean resolution algorithm was developed and tested on graphs from the VLTS benchmark suite [25].

We also worked on extending the regular alternation-free μ -calculus with new operators dedicated to the specification of properties involving data values. This led to the definition of Mcl (Model Checking Language), a language which extends the regular alternation-free μ -calculus with the following constructs: data-handling operators inspired from programming languages, such as "if-then-else" and "case"; fixed point operators parameterized by data variables; action patterns extracting the values present on transition labels; regular expressions over transition sequences equipped with iteration operators ranging over natural intervals, and also with programming language constructs such as "while", "until", and "for"; and special operators for capturing states of the graph and manipulating them in formulas, which allows to express non-standard properties (e.g., the existence of self-loops) and past-time properties. We implemented the translation of Mcl formulas into boolean equation systems in a prototype tool EVALUATOR 4.0 (37,600 lines of $S\text{YNTAX}$ /LOTOS NT code and 11,100 lines of C code), which was successfully tested on 2, 300 examples of McL formulas and on all regular alternation-free μ -calculus formulas available in the demo examples of CADP.

The AAL Tool. In the framework of the ARCHWARE European project, we focused on the analysis of software architectures, by contributing to the definition of AAL $(Ar$ chitecture Analysis Language) [44], a language for expressing properties of software architectures and architectural styles. Aal contains operators borrowed from first-order logic and modal μ -calculus, extended with predicates specific to architectural descriptions. It

[Dam94] M. Dam. Model Checking Mobile Processes (Full version). Research Report RR 94:1, Swedish Institute of Computer Science, Kista, Sweden, 1994.

allows to specify both style-related structural properties (e.g., connectivity between components, cardinality, etc.) and architecture-related behavioral properties (e.g., safety, liveness, fairness). We also defined Aaf-Mc (Architecture Analysis Formalism for Model Checking) [47], the fragment of Aal containing properties to be verified using model checking. For this fragment, we developed a prototype tool [48] (7, 500 lines of code), which translates the temporal formulas expressed in Aaf-Mc into boolean equation systems. Finally, we developed a methodology for the efficient verification of Aaf-Mc properties on execution traces generated during the simulation of an architectural description [50].

1.6.4 Collaborations

We collaborated with BULL in the framework of the FORMALFAME and FormalFame Plus contracts. David Champelovier enhanced the formula parameterization mechanisms in the input language of EVALUATOR 3.5. BULL engineers also provided valuable feedback and suggested various improvements of the tool.

1.6.5 External support

The contracts ARCHWARE, FORMALFAME, and FORMALFAME PLUS provided support to tackle this objective.

1.6.6 Self assessment

The on the fly model checking of modal μ -calculi extended with data, such as the MCL language, is a difficult topic for which very rare model checkers are currently available. Therefore, we consider the proper integration of the EVALUATOR 4.0 model checker into CADP as an important activity, of which relatively few aspects remain to be carried out (testing, debugging, documentation). We expect that the tool will be most useful to our partners in the Multival project (Bull, ST Microelectronics, Cea/Leti) for analyzing multiprocessor architectures and asynchronous circuits, which involve significant data manipulation.

Among the possible enhancements of EVALUATOR 4.0 is a tighter connection of the tool with the data types and functions described in the LOTOS specifications under analysis: ideally, the user should be able to reference freely all these types and functions in the Mcl formulas. This enhancement would require an appropriate extension of the Open/Cæsar graph exploration interface.

1.7 Objective 4: Generic components for verification, test, and performance evaluation

1.7.1 Personnel

Hubert Garavel, Christophe Joubert, Frédéric Lang, Radu Mateescu, Wendelin Serwe.

1.7.2 Project-team positioning

Verification tools are complex software artifacts, whose development, optimization, and maintenance require significant effort and time. Moreover, these tools must exhibit high quality and robustness, since they are used in practice for assessing the quality of other software systems. For this purpose, we seek to promote modular architectures for verification tools, which reduce the development effort, allow the independent optimization of different functionalities, and improve the robustness of components by allowing their usage in different contexts.

In the context of CADP, a first step towards this direction was made by the $OPEN/CESAR$ environment $[Gar98]$, which defined a generic interface for representing transition systems, thus allowing to separate the aspects related to the compilation of a system description from the aspects related to on the fly verification. It is worth noticing that other recent verification tools have followed this track by using a modular architecture also, e.g., the Bogor model checker for Java programs and the NuSmv symbolic model checker.

We continued the development of OPEN/CÆSAR by adding new generic libraries, such as the Cæsar Solve library for local resolution of alternation-free boolean equation systems, which can represent several verification problems (model checking, equivalence checking, partial order reduction). This approach allows to separate the aspects related to the encoding of the verification problem (performed by the application tool) and its resolution (done by the CESAR_SOLVE library), leading to verification tools with a highly modular architecture.

We also worked to combine functional verification and performance evaluation. We developed several performance evaluation tools that are now part of CADP 2006: BCG_MIN, DETERMINATOR, BCG_STEADY, and BCG_TRANSIENT). So far, they have been used sucessfully in two case-studies: the lifetime analysis of the Hubble space telescope and the fairness analysis of the Scsi-2 bus arbitration protocol.

1.7.3 Scientific achievements

OPEN/CÆSAR Libraries. The generic libraries provided by the Open/Cæsar environment ^[Gar98] are useful modules for on the fly verification (e.g., state tables, stacks, transition lists, bitmap tables, etc.), playing a central role in the CADP toolbox. During 2004, two new libraries were added: Caesar Area (800 lines of C code), which allows different objects (states, labels, character strings, user-defined memory blocks) to be handled uniformly, and CAESAR_MASK $(1, 260)$ lines of C code), which exports primitives for applying sequences of hiding and renaming operations (defined using regular expressions) to memory blocks, allowing in particular to hide and/or rename labels on the fly. Also, the existing CAESAR HASH library was improved by adding new hash functions and rewriting

[[]Gar98] Hubert Garavel. OPEN/CÆSAR: An Open Software Architecture for Verification, Simulation, and Testing. In Bernhard Steffen, editor, Proceedings of the First International Conference on Tools and Algorithms for the Construction and Analysis of Systems TACAS'98 (Lisbon, Portugal), volume 1384 of Lecture Notes in Computer Science, pages 68–84, Berlin, March 1998. Springer Verlag. Full version available as INRIA Research Report RR-3352.

several existing ones, and the CAESAR_TABLE library was enhanced by extending the table maximal capacity from $(2^{24}) - 1$ to 2^{29} elements.

Another new library, named Cæsar Solve [28, 29, 7], was developed for solving boolean equation systems of alternation depth 1 (i.e., without mutual recursion between minimal and maximal fixed point equations) on the fly. This library is at the core of several CADP verification tools, namely the equivalence checker BISIMULATOR, the model checkers EVALUATOR 3.5 and 4.0, and the minimization tool REDUCTOR 5.0. The resolution method is based on boolean graphs, which provide an intuitive representation of dependencies between boolean variables, and which are handled implicitly, in a way similar to the Open/Cæsar interface.

CÆSAR_SOLVE (12, 200 lines of C code), which became part of CADP in 2004, currently provides five different resolution algorithms. A1 and A2 are general algorithms based upon depth-first, respectively breadth-first, traversals of boolean graphs. A3 and A4, based upon memory-efficient depth-first traversals of boolean graphs, are optimized for the case of acyclic, respectively disjunctive/conjunctive, boolean graphs. A5 is a general algorithm based upon a depth-first traversal of boolean graphs; it generalizes Tarjan's algorithm for computing strongly connected components and is much faster than A1 and A2 when it is invoked many times on the same equation block. All these algorithms can generate diagnostics explaining why a result is true or false (examples and counterexamples).

The REDUCTOR 5.0 Tool. A mean to fight state explosion is to reduce transition systems on the fly, still preserving certain equivalence relations. The REDUCTOR 5.0 tool $(2,000)$ lines of C code), which became part of CADP in 2005, performs exhaustive reachability analysis combined with several kinds of reductions: elimination of τ -transitions and the so-called *redundant* transitions ^[Mou92], still preserving safety equivalence; elimination of all τ -transitions, still preserving τ ∗ .a equivalence; elimination of all circuits of τ -transitions, still preserving branching equivalence (this reduction is called τ -compression); reduction by τ -confluence $\left| {^{GPOO}} \right|$ (a form of partial order reduction preserving branching equivalence); elimination of duplicate transitions, still preserving strong equivalence; full minimization of a graph modulo strong equivalence; trace reduction (normal determinization); weak trace reduction (determinization with τ -elimination); and τ -divergence reduction (similar to τ -compression, but keeping divergences as τ -loops). The 1st, 4th, and 6th reductions are implemented using the boolean resolution algorithms provided by the CÆSAR_SOLVE library. The 6th reduction is "orthogonal" in the sense that it can be combined with any of the other reductions. Experiments on various communication protocols and distributed systems have shown that these reductions, and τ -confluence in particular, may reduce the number of states and transitions by up to 3 orders of magnitude [33, 31].

Performance Evaluation Tools In addition to its verification capabilities, the CADP toolbox contains several tools dedicated to performance evaluation, namely Bcg Min, Bcg Steady, Bcg Transient, and Determinator. Contrary to most Cadp tools that operate on labeled transition systems, these tools operate on probabilistic/stochastic models derived from discrete-time and continuous-time Markov chains, still represented

 $[Mou92]$ Laurent Mounier. Méthodes de vérification de spécifications comportementales : étude et mise en œuvre. Thèse de Doctorat, Université Joseph Fourier (Grenoble), January 1992.

[GP00] J.F. Groote and J. van de Pol. State Space Reduction using Partial τ-Confluence. In Mogens Nielsen and Branislav Rovan, editors, Proceedings of the 25th International Symposium on Mathematical Foundations of Computer Science MFCS'2000 (Bratislava, Slovakia), volume 1893 of Lecture Notes in Computer Science, pages 383–393, Berlin, August 2000. Springer Verlag. Also available as CWI Technical Report SEN-R0008, Amsterdam, March 2000.

in the BCG format. The DETERMINATOR, BCG STEADY, and BCG TRANSIENT tools [20] $(4,350)$ lines of C code in total) became part of CADP in 2004, after their source code were entirely scrutinized and revised, their command-line interface were enhanced, their various output formats were improved, and their manual pages were finalized. Also, a subtle semantic bug was corrected in the algorithm used by Bcg Min to minimize a probabilistic/stochastic model with respect to stochastic branching bisimulation.

1.7.4 Collaborations

• Holger Hermanns (Saarland University, Germany) contributed to the Bcg Min, DETERMINATOR, BCG STEADY, and BCG TRANSIENT tools.

1.7.5 External support

The contracts ArchWare, FormalFame, FormalFame Plus, Multival, and Senva provided support to tackle this objective.

1.7.6 Self assessment

The Open/Cæsar and Bcg software environments have been successful in providing CADP with strong software foundations for enumerative and on the fly verification. During the evaluation period, we extended these libraries adequately, still preserving backward compatibility.

We also gave a new impulse by developing the CÆSAR_SOLVE library, which is part of Open/Cæsar. As far as we know, Cæsar Solve is the only generic software library for local resolution of boolean equation systems currently available to the verification community. The interface of the library was the result of a 2-year effort, and several verification tools of CADP (BISIMULATOR, EVALUATOR, REDUCTOR) are connected to it. We believe that the development and enhancement of CÆSAR_SOLVE should be continued, and we plan to extend the library with new resolution algorithms targeted to efficient bisimulation checking.

2 Knowledge dissemination

2.1 Publications

 $(*)$ HDR Habilitation à diriger des Recherches

(**) Conference with a program committee

 $(***)$ to be defended in 2007/2008

Indicate the major journals in the field and, for each, indicate the number of papers coauthored by members of the project-team that have been accepted during the evaluation period.

- 1. Theoretical Computer Science (Tcs): 1 article
- 2. Science of Computer Programming (Scp): 1 article
- 3. International Journal on Software Tools for Technology Transfer (STTT): 1 article
- 4. Technique et Science Informatiques (Tsi): 1 article.

Indicate the major conferences in the field and, for each, indicate the number of papers coauthored by members of the project-team that have been accepted during the evaluation period.

- 1. International Conference on Tools and Algorithms for the Construction and Analysis of Systems (Tacas): 4 articles
- 2. International Conference on Computer Aided Verification (Cav): 1 article
- 3. International Conference on Algebraic Methodology and Software Technology (Amast): 2 articles
- 4. International Conference on Integrated Formal Methods (Ifm): 2 articles
- 5. International Conference on Formal Techniques for Networked and Distributed Systems (FORTE): 1 article
- 6. International Conference on Formal Methods for Open Object-Based Distributed Systems (FMOODS): 3 articles
- 7. International Workshop on Formal Methods for Industrial Critical Systems (Fmics): 2 articles
- 8. International SPIN Workshop on Model Checking of Software (Spin): 3 articles.

2.2 Software — Valorization and Technology Transfer

The VASY project-team distributes two main software tools: the CADP toolbox (see $\S 1.2.3$) and the TRAIAN compiler (see $\S 1.2.3$).

• The latest stable version of the CADP software (see "http://www.inrialpes.fr/vasy/cadp") was issued in December 2006 and many successive beta-versions have been issued since the previous stable one (issued in July 2001).

CADP is distributed free of charge to universities and public research centers. Industrialists can obtain an evaluation license for non-commercial use during a limited period of time. In 2007, we will start distributing Cadp under commercial licenses to industrial partners.

Up to December 22, 2006, CADP has been licensed to 366 sites in the world (companies, research centers, universities, etc.), who signed the Cadp license agreement. During the evaluation period, we have granted licenses of CADP for 3096 machines around the world (838 machines in 2003, 679 machines in 2004, 663 machines in 2005, 822 machines in 2006, and 94 machines in January and February 2007).

CADP was used by various teams in the world for analyzing industrial case studies and for developing research software based on the generic components provided by CADP (e.g., the BCG and OPEN/CÆSAR environments). To cite only the works having led to scientific publications, we have currently recorded 94 case studies (see "http://www.inrialpes.fr/vasy/cadp/case-studies"), of which 27 were undertaken between 2003 and 2006.

As regards other tools that could compete with CADP 2006, we can draw the following comparative survey, based on the comprehensive list of verification tools established at the University of Brno http://anna.fi.muni.cz/yahoda/. In this list of 44 tools, we consider only those that are still maintained, i.e., which have released at least one new version in 2005, 2006, or early 2007. This gives 27 tools listed in the table below. For each of them, we ask four essential questions:

- (C1) Does the modeling language used by the tool support concurrency, i.e., does it have some builtin notion of parallel composition?
- (C2) Does the modeling language support user-defined data types such as records, unions, lists, etc. (and not only, boolean, integers, and enumerated types)?
- (C3) Does the tool support not only model checking (all the 44 tools in the list do) but also equivalence checking, which is a standard practice in hardware verification? (in addition to being useful to compositional verification)
- (C4) Does the tool support distributed verification, i.e. can it use the power of a cluster of machines, rather than one single machine?

From this table, there are only two tools with four "yes" answers: CADP 2006 and the μ CRL toolset developed by our CWI/SEN2 colleagues in the SENVA associated team (SENVA = $SEN2 + VASY)$.

In favour of CADP, we can underline its anteriority over μ CRL in a number of domains (generation of labelled transition systems, on the fly verification, parameterized boolean equation systems, graphical interfaces, distributed verification, etc.), its large user community, and the high level of integration achieved between many different verification techniques that can be combined altogether.

• The Traian compiler is distributed via the Internet: it has a dedicated WEB page ("http://www.inrialpes.fr/vasy/traian") from which the compiler can be downloaded freely. The latest version (2.5) was issued in October 2005. Since 2003, TRAIAN has been downloaded from 284 sites.

We are aware only of prototype compilers for the E-LOTOS language. However, other languages (such as FDR2) already contain some features of E-LOTOS (data types, for instance).

• In collaboration with the Sen2 team of Cwi (Amsterdam, The Netherlands), Vasy developed and made available to the scientific community the VLTS benchmark suite (see "http://www.inrialpes.fr/vasy/cadp/resources/benchmark bcg.html"). First benchmark base of this kind, VLTS (Very Large Transition Systems) is a collection of 40 labeled transition systems of increasing sizes (ranging from 300 states to 34 million states). It provides a scientific criterion for a performance assessment of algorithms and tools operating on large graphs, including graph visualization software, explicit state verification software (model checkers, equivalence checkers, and minimization tools), as well as computer formats for the representation of transition systems. The VLTS benchmark suite has already been used in several scientific publications.

In addition, 29 research tools (see "http://www.inrialpes.fr/vasy/cadp/software"), 12 of which were developed between 2203 and 2006, are connected to Cadp or developed using the programming interfaces provided by Cadp. In particular, Cadp is connected to the GNA (*Genetic Network Analyser*) tool (developed by the HELIX project team) and the VERCORS (VERification of models for distributed communicating COmponents, with safety and Security) platform (developed by the OASIS project team).

In the context of the FormalFame and FormalFame Plus contracts, formal verification using LOTOS and CADP is now used on a daily basis by BULL. In particular, it has been used for the verification of critical parts of the cache coherency protocols in Bull's high end servers that were used to build Tera10, Europe's most powerful super computer. We continue this technology transfer in the framework of the MULTIVAL project with, in addition to BULL, ST MICROELECTRONICS and CEA/LETI.

2.3 Teaching

- In 2003, A. Collomb gave three courses on web sites, internet services, and algorithms at Iut 2 of Université Pierre Mendès-France (122 hours).
- In 2003, C. Joubert gave a course on functional programming to 2nd year students of Universit´e Joseph Fourier, Grenoble (33 hours).
- In 2004, C. Joubert gave three courses on imperative programming, software and hardware architecture, and linear algebra to 2nd year computer science students of license and Iup MIAGE at Université Joseph Fourier, Grenoble (75.5 hours).
- In 2005, C. Joubert gave a course on software engineering to 4th year students and also gave lectures and programming assignments for the courses on formal specification, computer networks, software architecture, and operating systems at Université Joseph Fourier (96 hours).
- In 2003, F. Lang gave, jointly with Flavio Oquendo, a course on protocol specification and verification to the MSc computer science students of Université de Savoie (24 hours).
- In 2005 and 2006, F. Lang and W. Serwe gave a course on real-time to the 3rd year students of Ensimag (18 hours per year).
- In 2003 and 2004, R. Mateescu gave, jointly with A. Collomb and W. Serwe, a course on real-time to the 3rd year students of Ensimag (21 hours per year).
- In 2007, H. Garavel, F. Lang, and W. Serwe gave, jointly with P. Raymond, a course on formal methods for software development to the computer science engineer students of Cnam (27 hours).
- R. Mateescu supervised the internships of one student from Ecole Polytechnique and one student from EPITA (Paris).
- \bullet F. Lang and A. Collomb supervised the internship of one student from Supélec Metz.
- H. Garavel and F. Lang supervised the internships (*mémoire de probatoire* CNAM and $m\acute{e}moire$ CNAM) of 4 students.
- In the computer science master entitled "Informatique: Systèmes et Logiciels", common to Institut National Polytechnique de Grenoble and Université Joseph-Fourier (Grenoble), F. Lang and R. Mateescu supervised one student and participated to the jury of 2 other students.
- R. Mateescu participated to the MSc jury of one student at Ecole Normale Supérieure de Lyon.
- H. Garavel participated to the jury of 4 PhDs: Frédéric Tronel (Université de Rennes) in 2003, Jun Pang (Free University of Amsterdam, The Netherlands) and Nestor Cataño Collado (Université Paris 7) in 2004, and Marie Lalire (Institut National Polytechnique de Grenoble) in 2006.
- R. Mateescu participated to the jury of 5 PhDs: Rabea Boulifa (Université de Nice) Sophia-Antipolis) in 2004, Jesús Martínez Cruz (University of Málaga, Spain) in 2005, Gavril Godza (Polytechnic University of Bucharest, Romania), Juan José Sánchez Penas (University of Corunha, Spain) and Emilie Oudot (Université de Franche Comté, Besancon) in 2006.
- F. Lang participated to the jury of 2 PhDs: Arnaud Lanoix (Université de Franche Comté, Besançon) and Tomas Barros (Université de Nice Sophia-Antipolis) in 2005.
- H. Garavel and R. Mateescu supervised the PhD thesis of C. Joubert (Institut National Polytechnique de Grenoble), defended in 2005.
- H. Garavel was a jury member of Leila Kloul's habilitation thesis (University of Versailles-Saint-Quentin-en-Yvelines) in 2006.
- R. Mateescu was a member of the "commission de spécialistes" (section 27) at Université de Savoie in 2003 and 2004, and at Université de Bourgogne since 2006.

The Vasy project-team is a host team for:

- The computer science master entitled "Informatique : Systèmes et Logiciels", common to Institut National Polytechnique de Grenoble and Université Joseph-Fourier,
- The computer science master entitled "Informatique : communication et coopération" dans les systèmes à agents" of Université de Savoie.

2.4 Visibility

Publishing activities

- H. Garavel was, together with John Hatcliff (Kansas State University), responsible for a special issue $[GH06b]$ of the STTT (Software Tools for Technology Transfer) journal, which gathers the best software-oriented papers of Tacas'2003.
- [GH06b] Hubert Garavel and John Hatcliff. Why you should definitely read this special section. Springer International Journal on Software Tools for Technology Transfer (STTT), 8(1):1–3, February 2006.
- H. Garavel was, together with John Hatcliff (Kansas State University), responsible for a special issue ^[GH06a] of the TCS (*Theoretical Computer Science*) journal, which gathers the best theory-oriented papers of Tacas'2003.
- H. Garavel contributed to paper selection for a related special issue of the FMSD (Formal Methods in System Design) journal, which gathered the best papers of PDMC'2004.

Organization of workshops/conferences

- H. Garavel was, together with John Hatcliff (Kansas State University), program chair of Tacas'2003 (9th International Conference on Tools and Algorithms for the Construction and Analysis of Systems, Varsow, Poland, April 5–13, 2003). Vasy hosted the TACAS'2003 conference WEB site.
- F. Lang, A. Collomb, and W. Serwe co-organized (with Marieke Huisman, Inria Sophia-Antipolis) the "Modocop Workshop on Smart Card Specification, Verification, and Testing", INRIA Rhône-Alpes, December 4, 2003.
- R. Mateescu organized an international seminar of the ERCIM working group FMICS devoted to the preparation of a "Formal Methods Handbook", held in Aix-les-Bains on April 20–22, 2004.
- The 1st annual SENVA seminar was held in Allevard-Les-Bains on June 21–24, 2004. The list of talks is available from "http://www.inrialpes.fr/vasy/senva/workshop2004".
- The 2nd annual Senva seminar was held in St. Pierre de Chartreuse on May 30–June 1st, 2005. The list of talks is available from "http://www.inrialpes.fr/vasy/senva/workshop2005".
- An international meeting on "Clusters and Grids for Verification and Performance $Evaluation$ " held at INRIA Rhône-Alpes on November 16–17, 2005. The list of talks is available from "http://www.inrialpes.fr/vasy/senva/meeting2005".
- The 3rd annual Senva seminar was held in Venosc on June 12–14, 2006. The list of talks is available from "http://www.inrialpes.fr/vasy/senva/workshop2006".

Responsibilities in the scientific community

- The Vasy project-team is member of the Fmics (Formal Methods for Industrial Critical Systems) working group of Ercim (see "http://www.inrialpes.fr/vasy/fmics"). Since July 2002, H. Garavel is member of the Fmics Board, in charge of dissemination actions.
- H. Garavel is a member of IFIP (International Federation for Information Processing) Technical Committee 1 (Foundations of Computer Science) Working Group 1.8 on Concurrency Theory, launched in 2005 and chaired by Luca Aceto.
- H. Garavel is a member of the technical committee (*ETItorial Board*) of the Eti (Electronic Tool Integration) software development platform (see "http://www.eti-service.org").
- [GH06a] Hubert Garavel and John Hatcliff. TACAS 2003 Special Issue Preface. Theoretical Computer Science, 354(2):169–172, March 2006.

Program and steering committees

- \bullet H. Garavel was a steering committee member of the PDMC (Parallel and Distributed Methods in Verification) series of international workshops in 2005 and 2006.
- H. Garavel was a program committee member of 7 international conferences and workshops.
- R. Mateescu was a program committee member of 15 international conferences and workshops, and of 2 national conferences.
- F. Lang was a program committee member of 1 international conference and 1 national conference.

2.5 Miscellaneous

In June 2006, *Scientific American* (the most read scientific journal) mentioned CADP in a short list of 12 tools for verification of software designs.

3 External Funding

† INRIA Cooperative Research Initiatives

‡ Large-scale Initiative Actions

- ∗ other than those supported by one of the above projects
- + junior engineer supported by INRIA

engineer supported by INRIA

ARCs

• MODOCOP¹ (January 2002 – December 2003) was an ARC project between the Inria project-teams Landes (Rennes), Lemme (Sophia-Antipolis), Oasis (Sophia-Antipolis), VERTECS (Rennes), and VASY. MODOCOP studied a framework for automatic specification, verification, and symbolic testing of concurrent object-oriented programs, combining proof techniques and model checking techniques.

National initiatives

• PARFUMS² (May 2001 – April 2003) was a pre-competitive RNTL project, which gathered three companies (Mge-Ups, ScalAgent — a startup originating from the former Sirac project-team of Inria, and Silicomp) and Vasy. Parfums aimed at implementing a safe, flexible Java architecture enabling the remote management of uninterruptible power supplies from various equipments.

¹ http://www-sop.inria.fr/lemme/modocop

 2 http://www.rntl.org/projet/resume2000/Parfums.htm

- FIACRE³ (started in September 2004) is a 3-year project of ACI Sécurité Informatique gathering the Inria project-teams Oasis (Sophia-Antipolis) and Vasy, the Ltci team of ENST-Paris, and the SVF team of the FERIA-LAAS laboratory (Toulouse). FIACRE aims at designing methods and tools for specification, model extraction, and verification of distributed, hierarchical, and communicating components.
- The INRIA/LETI pilot research center⁴ (started in March 2004) is a research initiative involving the VASY project-team of INRIA and the LETI laboratory of CEA-Grenoble. We collaborate with LETI on software tools for verifying asynchronous circuits, Gals (Globally Asynchronous Locally Synchronous) architectures, NoC (Network on Chip), and SoC (System on Chip).
- OPENEMBEDD⁵ (started in May 2006) is a 3-years RNTL project involving four companies (AIRBUS, CS, FRANCE TELECOM, and THALES), the LIST laboratory of Cea, several project-teams of Inria (among which Vasy), the Laas laboratory (Toulouse), and the VERIMAG laboratory (Grenoble). OPENEMBEDD aims at developing an open-source, generic, standard software engineering platform for real-time embedded systems.

European projects

- ARCHWARE⁶ (January 2002 July 2005) was a project of the European "Information Society Technologies" program (Ist-2001-32360), gathering the Research Consortium of Pisa (CPR), the Engineering company (Italy), the University of Savoie $(LLP/CESALP$ laboratory and "Association Interaction Université-Economie" — InterUnec), the Th´esame company (France), the Universities of Manchester and St Andrews (United Kingdom), and the VASY project-team of INRIA. ARCHWARE aimed at building an integrated environment for architecting evolvable software systems with functional and performance requirements.
- Ec-Moan (started in February 2007) is a 3-year project of the European program "Tackling Complexity in Science" (Fp6-Nest-Path-Com-043235), gathering the Cwi and the Free University of Amsterdam (The Netherlands), the Masaryk University of Brno (Czech Republic), the University of Edinburgh (United Kingdom), Université Joseph Fourier (Grenoble) and the HELIX and VASY project-teams of INRIA. EC-MOAN aims at developing new, scalable methods for modeling and analyzing integrated genetic, metabolic, and signaling networks, and the application of these methods for a better understanding of the Escherichia Coli bacterial model system.

Associated teams and other international projects

 \bullet SENVA⁷ is a joint research team on safety-critical systems between the VASY projectteam of Inria and the Sen2 team of Cwi (Amsterdam, The Netherlands). Launched in 2004, the Senva team is supported by Inria's European and International Affairs Department and by Cwi. The first three years of Senva have been favorably evaluated by a panel of international experts in November 2006.

 3 http://www-sop.inria.fr/oasis/fiacre

⁴ http://www.inrialpes.fr/vasy/doc/communique-LETI-INRIA.pdf

⁵ http://openembedd.inria.fr

 6 http://www.arch-ware.org

 7 http://www.inrialpes.fr/vasy/pub/senva

Industrial contracts

- FORMALFAME⁸ (2001 2004) was a contract between BULL and VASY. FORMAL-FAME aimed at applying formal methods and tools developed at INRIA to detect design errors at the very beginning of the development process, so as to improve the quality and productivity of complex system designs. The target of FormalFame was Fame, a multiprocessor architecture developed by Bull based on Intel's 64-bit ITANIUM-2 processors and used in BULL's NOVASCALE high-end servers and in the Tera10, Europe's most powerful supercomputer.
- FORMALFAME $PLUS⁹$ (2004 2007) is a contract between BULL and VASY. FORmalFame Plus aims at enhancing the performance and usability of the Cadp tools to address the Fame-2 multiprocessor architecture under design at Bull for their future high-end servers. An important part of the FormalFame Plus contract is the development of the LNT2LOTOS translator, to ease the development of large formal specifications by BULL (see Section 1.4.3).
- TOPCASED¹⁰ (started in August 2006) is a 4-years project of AESE, the French $p\hat{o}lede \text{ compatible}$ dedicated to aeronautics, space, and embedded systems. This project gathers 23 partners, including companies developing safety-critical systems such as Airbus (leader), Astrium, Atos Origin, Cs, Siemens VDO, Thales Aerospace, etc. TopCased develops a modular, open-source, generic Case environment providing methods and tools for embedded system development, ranging from system and architecture specifications to software and hardware implementation through equipment definition.
- MULTIVAL¹¹ (started in December 2006) is a 3-year project of MINALOGIC, the French *pôle de compétitivité* dedicated to micro-nano technologies and embedded software for systems on chip (EMSOC cluster). MULTIVAL addresses verification and performance evaluation issues for three innovative asynchronous architectures developed by BULL, CEA/LETI, and ST MICROELECTRONICS.

 8 http://www.inrialpes.fr/vasy/dyade/formalfame.html

 9 http://www.inrialpes.fr/vasy/dyade/formalfame.html

 10 http://www.topcased.org

 11 http://www.inrialpes.fr/vasy/multival

4 Objectives for the next four years

In fact, the work agenda for Vasy strongly relies on four funding contracts that have been signed already, and are now starting or have just started, namely OPENEMBEDD (2006-2009), Topcased (2006–2010), Multival (2006-2009), and Ec-Moan (2007-2010).

Compared to the past period (2003-2006), these new contracts will increase Vasy's external funding by a factor of 3 (approximately), thus allowing numerous software engineers to join Vasy.

The counterpart is that, to a large extent, these contracts predetermine Vasy's future research activities. Fortunately, the commitments of VASY as regards OPENEMBEDD, Topcased, Multival, and Ec-Moan fit nicely with the line of work that Vasy proposes to do.

The objectives of the Vasy project-team for 2007–2011 are also motivated by two considerations:

• There is a heavy trend towards asynchrony in computing. Due to electrical limits on silicon, one is reaching the point where the Moore law will no longer be valid. Hardware makers, who have been so far responsible for most performance improvements, can no longer increase processor clock frequencies as they used to.

The only way to get more performance will be to go for multiprocessor systems (twocore, four-core, etc.), which means that existing software must be deeply revisited to take advantage of concurrent processing. Thus, software makers too will now be responsible for performance enhancements.

Given the difficulties in designing correct multiprocessor architectures and correct parallel software, there will be an even stronger need for tools (such as those developed by Vasy) dealing with asynchrony.

With respect to hardware design issues, VASY is ideally positioned for the next years, because of its co-operation with three major French (and international) hardware makers: BULL (who develops the FAME2 multiprocessor architecture for high-end servers), CEA/LETI (who develops the innovative FAUST2 network-on-chip architecture) and ST Microelectronics (who develops the xSTream multiprocessor system on chip). VASY also collaborates with CEA/LETI to verify asynchronous circuits.

Since we will focus on hardware verification problems, we will probably put less emphasis on investigating software issues related to parallelizing existing sequential code to benefit from multicore processors and multiprocessor architectures (although we will face similar problems when trying to parallelize parts of CADP software itself — see below).

• At the same time, we believe that research in formal verification has reached a point where it will shift from simple prototypes to complex software tools. This is a normal evolution that corresponds to the (slow, yet real) acceptance of formal methods and tools by the industry.

Eventually, there might be little place for formal languages not supported by tools, and for tools that are not efficient, or not usable, or provide only a functionality and that are not properly integrated into larger tool sets.

In this respect, the research agenda of Vasy has been clear from the beginning, since we have always invested a significant effort in developing robust software tools to implement our verification algorithms. The dissemination figures for CADP effort (see above) indicate that this effort is recognized and appreciated by a large academic community. The on-going contracts also demonstrate some industrial interest in using the technologies developed at Vasy.

For the 2007–2011 period, we wish to focus on the following research themes:

Advanced specification languages. Models of concurrent systems have been studied for long in concurrency theory, but with limited industrial impact. More recently, Uml and the "model-driven" approaches have succeeded in getting attention from the industry. However, this kind of models is almost syntactic and lacks the sound semantic foundations provided by concurrency theory.

We are therefore convinced that there is a clear potential for specification langagues that would be formal, expressive, and executable at the same time. We believe that process algebras are a strong basis for this, provided suitable adaptations for industrial acceptance. We plan to pursue our work in the following directions:

- Because LOTOS is now used by several companies (especially in the MULTIVAL project), we must maintain some activity in this domain. Our technology for compiling LOTOS is now well-established. However, it could be significantly improved by enhancing the semantical model used internally and by introducing new static analysis techniques to fight state explosion. These ideas have been tried in small prototypes aside Cadp; they need to be studied on a larger scale and eventually merged into the mainstream tools of CADP.
- We also consider other languages than LOTOS. In particular, we plan to finish our translators from various languages to LOTOS.

The FSP2LOTOS and FDR2LOTOS translators will broaden the use of CADP in direction of the Fsp and Csp user communities, which are quite important, especially in the United Kingdom.

We will maintain the CHP2LOTOS translator, which is successfully used by Cea/Leti for designing verified circuits (for instance, in the European project Neva).

We will continue our work on LNT2LOTOS, which is a translator from (a subset of) LOTOS NT to LOTOS funded by BULL to ease the development of formal specifications by non-experts. In particular, this translator provides expert knowledge for implementing classes of data structures and processes "optimally" (i.e., from a model checking point of view). This work is also of interest to our industrial partners seeking to increase penetration of formal methods in their companies.

• In parallel to LNT2LOTOS, which implements LOTOS NT indirectly (by translation to LOTOS), we will pursue the work undertaken on TRAIAN, a native implementation of LOTOS NT. The current version of TRAIAN must be entirely rewritten, since it was developed using the compiler generator tool Fnc2 that is no longer maintained, and since TRAIAN itself is used as a compiler generator for most of the CADP compilers. The new TRAIAN should also implement the process part of Lotos NT (not handled currently) by establishing a connection with the NTIF/FIACRE intermediate forms. Finally, timed aspects should also be dealt with, e.g., by developing connections with existing tools such as Uppaal, Tina, etc.

- Advanced verification and performance evaluation. Another part of our work is devoted to verification techniques that are largely independent from any specification language (namely, from LOTOS, LOTOS NT, etc.). We plan to consider three main areas (which are not totally disjoint):
	- Distributed verification: it consists in exploiting the computing resources (memory and Cpu time) of many machines (clusters and grids) to fight against the state explosion problem.

CADP was among the first (if not the first) verification toolsets to include distributed verification (namely, the DISTRIBUTOR and BCG_MERGE tools) and to make them available publicly to external users.

During the recent years, we have developed prototype tools based on distributed verification (a distributed solver for boolean equation systems, a distributed version of the EVALUATOR model checker, a distributed version of the BISIMULATOR model checker, etc.)

We will focus on finalizing and assessing these tools on large clusters and realsize examples. We will also devise new distributed algorithms operating on partitioned transition systems.

On-the-fly model checking: We will pursue our work on model checking μ calculus formulas extended with data. Such formulas allow to verify useful properties that cannot be expressed easily in standard μ -calculus.

A first goal will be the completion of the EVALUATOR 4.0 prototype model checker, which supports μ -calculus with data, and its assessment on realcase-studies, especially in comparison with the current EVALUATOR 3.5 model checker that handles standard μ -calculus only. This work item also covers a generic connection with user-defined data types contained in the specifications under verification and studies related to parameterized boolean equation systems. We will also consider higher-alternation fragments of the modal μ calculus, able to describe accurately complex fairness properties.

A second goal will be the design of optimizations to enhance the performance of model checking algorithms based on boolean equation systems and implemented in the Cæsar Solve library. This includes on the fly state space reductions that depend on the modal μ -calculus formulas under verification, and/or on the fly state space reductors for commonly used equivalences (strong, branching, observational, etc.), as well as vacuity detection techniques indicating whether the property specified by the user is relevant with respect to a given transition system. Such reductions can also be combined with other optimizations, such as state space caching techniques (which store a limited amount of states and use various strategies for replacing old states with newly visited ones), and with out-of-core techniques.

- **Performance evaluation:** Following a strong industrial demand from BULL and ST Microelectronics, we plan to collaborate with Saarland University (Prof. Holger Hermanns) on the combination of functional verification and performance evaluation. The performance evaluation tools already present in Cadp 2006 (Bcg Min, Determinator, Bcg Steady, and Bcg Transient) will be revisited in the light of industrial case-studies, and it is likely that new tools will be developed.
- Significant case-studies. Considering the 94 case-studies tackled so far using CADP, it is clear that there are many classes of asynchronous systems that would be worth

studying. Given our limited resources, we have to make choices and we thus plan to focus on the three key areas:

- avionics embedded software (case-study to be provided by Airbus),
- multiprocessor architectures (case-studies provided by Bull, CEA/Leti, and ST Microelectronics), and
- bio-informatics (genetic regulatory networks provided by biologists).

High-quality software tools. This last work item is orthogonal to the previous ones. It targets at adapting CADP and TRAIAN to the forthcoming machines and environments, and at enhancing their quality and usability, so as to maintain (and hopefully increase) our user base. It consists in many sub-goals, most of which interfere with each other. We can mention some of them:

- Finalizing prototype tools developed at VASY, but not integrated yet in CADP (this is especially the case of distributed verification tools);
- Porting CADP and TRAIAN from 32-bit to 64-bit servers (namely, Intel EM64T) and AMD64 running 64-bit Linux, Intel Itanium running 64-bit Linux, and Sparc running 64-bit Solaris, and possibly Windows 64-bit and MacOS 64-bits when available); this requires deep changes as certain components of CADP have been specifically optimized under the 32-bit assumption; also, CADP and Traian are built using Inria-made compiler generators (Syntax and Fnc2) that only exist in 32-bit mode: Vasy collaborates with the Syntax team on a 64-bit migration; TRAIAN will have to be rewritten as FNC2 is no longer maintained;
- Inserting CADP into the latest generation of IDE (Integrated Development Environments); this encompasses the Eclipse platform (for which we have already started to develop plugins), the model-driven engineering platforms (as addressed by the OPENEMBEDD and TOPCASED projects), as well as CAD (Computer-Aided Design) workbenches (in this respect, we have started studying how to combine CADP with SYSTEM C/TLM);
- Improving quality control for all software components of CADP; VASY already implements good software engineering practices (version control, source code checkers, etc.); for many years, we have been using individual regression testing for the most complex components of CADP; since 2004, we are performing regression testing for the 40 demo examples of CADP every night, which allowed to catch mistakes as well as different behaviours between operating systems; we plan to set up intensive semantic testing for all components so as to catch subtle semantic mistakes that would otherwise remain undetected.

Although these goals require significant manpower resources, this will be covered by the significant increase in Vasy's contractual funding for the next four years.

5 Bibliography of the project-team

5.1 Books and Monographs

[1] Hubert Garavel and John Hatcliff, editors. Proceedings of the 9th International Conference on Tools and Algorithms for Construction and Analysis of Systems TACAS'2003 (Warsaw, Poland), volume 2619 of Lecture Notes in Computer Science. Springer Verlag, April 2003.

5.2 Doctoral dissertations and "Habilitation" theses

[2] Christophe Joubert. *Vérification distribuée à la volée de grands espaces d'états*. Thèse de Doctorat, Institut National Polytechnique de Grenoble, December 2005.

5.3 Articles in referred journals and book chapters

- [3] Grégory Batt, Delphine Ropers, Hidde de Jong, Johannes Geiselmann, Radu Mateescu, Michel Page, and Dominique Schneider. Validation of Qualitative Models of Genetic Regulatory Networks by Model Checking: Analysis of the Nutritional Stress Response in Escherichia Coli. Bioinformatics, 21(Suppl 1):i19–i28, 2005.
- [4] Hubert Garavel and Wendelin Serwe. State Space Reduction for Process Algebra Specifications. Theoretical Computer Science, 351(2):131-145, February 2006.
- [5] Frédéric Lang. Explaining the Lazy Krivine Machine Using Explicit Substitution and Addresses. Journal of Higher-Order and Symbolic Computation, special issue on Krivine's machine, 2006.
- [6] Radu Mateescu. Logiques temporelles basées sur actions pour la vérification des systèmes asynchrones. *Technique et Science Informatiques*, $22(4):461-495$, 2003. Full version available as INRIA Research Report RR-5032.
- [7] Radu Mateescu. CAESAR SOLVE: A Generic Library for On-the-Fly Resolution of Alternation-Free Boolean Equation Systems. Springer International Journal on Software Tools for Technology Transfer (STTT), 8(1):37–56, February 2006. Full version available as INRIA Research Report RR-5948, July 2006.
- [8] Radu Mateescu. *Modélisation et analyse de systèmes asynchrones avec CADP*. In Nicolas Navet, editor, Systèmes temps reél 1 — techniques de description et de $vérification$, chapter 5, pages 151–180. Traité IC2. Lavoisier, 2006. Full version available as INRIA Research Report RR 5953.
- [9] Radu Mateescu and Mihaela Sighireanu. Efficient On-the-Fly Model-Checking for Regular Alternation-Free Mu-Calculus. Science of Computer Programming, 46(3):255–281, March 2003.

5.4 Publications in Conferences and Workshops

[10] Gr´egory Batt, Damien Bergamini, Hidde de Jong, Hubert Garavel, and Radu Mateescu. Model Checking Genetic Regulatory Networks using GNA and CADP. In Susanne Graf and Laurent Mounier, editors, Proceedings of the 11th International SPIN Workshop on Model Checking of Software SPIN'2004 (Barcelona, Spain), volume 2989 of Lecture Notes in Computer Science, pages 156–161. Springer Verlag, April 2004.

- [11] Grégory Batt, Delphine Ropers, Hidde de Jong, Johannes Geiselmann, Radu Mateescu, Michel Page, and Dominique Schneider. Analysis and Verification of Qualitative Models of Genetic Regulatory Networks: A Model-Checking Approach. In Leslie Pack Kaelbling and Alessandro Saffiotti, editors, Proceedings of the 19th International Joint Conference on Artificial Intelligence IJCAI'05 (Edinburgh, Scotland), pages 370–375, July–August 2005.
- [12] Damien Bergamini, Nicolas Descoubes, Christophe Joubert, and Radu Mateescu. BISIMULATOR: A Modular Tool for On-the-Fly Equivalence Checking. In Nicolas Halbwachs and Lenore Zuck, editors, Proceedings of the 11th International Conference on Tools and Algorithms for the Construction and Analysis of Systems TACAS'2005 (Edinburgh, Scotland, UK), volume 3440 of Lecture Notes in Computer Science, pages 581–585. Springer Verlag, April 2005.
- [13] Carlos Canal, Pascal Poizat, and Gwen Salaün. Synchronizing Behavioural Mismatch in Software Composition. In Roberto Gorrieri and Heike Wehrheim, editors, Proceedings of the 8th IFIP International Conference on Formal Methods for Open Object-based Distributed Systems FMOODS'2006 (Bologna, Italy), volume 4037 of Lecture Notes in Computer Science, pages 63–77. Springer Verlag, June 2006.
- [14] Antonella Chirichiello and Gwen Salaün. Encoding Abstract Descriptions into Executable Web Services: Towards a Formal Development. In *Proceedings of the* $IEEE/WIC/ACM International Conference on Web Intelligence WI'05 (Comprique,$ France), pages 457–463. IEEE Press, September 2005. Extended version available as Technical Report 08-2005 of Università di Roma "La Sapienza" (DIS department).
- [15] Rachid Echahed, Frédéric Prost, and Wendelin Serwe. Statically Assuring Secrecy for Dynamic Concurrent Processes. In Proceedings of the 5th ACM-SIGPLAN International Conference on Principles and Practice of Declarative Programming PPDP'2003 (Uppsala, Sweden), 2003.
- [16] Hubert Garavel. Défense et illustration des algèbres de processus. In Zoubir Mammeri, editor, Actes de l'Ecole d'été Temps Réel ETR 2003 (Toulouse, France). Institut de Recherche en Informatique de Toulouse, September 2003.
- [17] Hubert Garavel and Radu Mateescu. SEQ.OPEN: A Tool for Efficient Trace-Based Verification. In Susanne Graf and Laurent Mounier, editors, Proceedings of the 11th International SPIN Workshop on Model Checking of Software SPIN'2004 (Barcelona, Spain), volume 2989 of Lecture Notes in Computer Science, pages 150–155. Springer Verlag, April 2004.
- [18] Hubert Garavel, Radu Mateescu, Damien Bergamini, Adrian Curic, Nicolas Descoubes, Christophe Joubert, Irina Smarandache-Sturm, and Gilles Stragier. DIS-TRIBUTOR and BCG MERGE: Tools for Distributed Explicit State Space Generation. In Holger Hermanns and Jens Palberg, editors, Proceedings of the 12th International Conference on Tools and Algorithms for the Construction and Analysis of Systems TACAS'2006 (Vienna, Austria), volume 3920 of Lecture Notes in Computer Science, pages 445–449. Springer Verlag, March–April 2006.
- [19] Hubert Garavel and Wendelin Serwe. State Space Reduction for Process Algebra Specifications. In Charles Rattray, Savitri Maharaj, and Carron Shankland, editors, Proceedings of the 10th International Conference on Algebraic Methodology and Software Technology AMAST'2004 (Stirling, Scotland, UK), volume 3116 of Lecture Notes in Computer Science, pages 164–180. Springer Verlag, July 2004.
- [20] Holger Hermanns and Christophe Joubert. A Set of Performance and Dependability Analysis Components for CADP. In Hubert Garavel and John Hatcliff, editors, Proceedings of the 9th International Conference on Tools and Algorithms for the Construction and Analysis of Systems TACAS'2003 (Warsaw, Poland), volume 2619 of Lecture Notes in Computer Science, pages 425–430. Springer Verlag, April 2003.
- [21] Bertrand Jeannet and Wendelin Serwe. Abstracting Call-Stacks for Interprocedural Verification of Imperative Programs. In Charles Rattray, Savitri Maharaj, and Carron Shankland, editors, *Proceedings of the 10th International Conference on Algebraic* Methodology and Software Technology AMAST'2004 (Stirling, Scotland, UK), volume 3116 of Lecture Notes in Computer Science, pages 258–273. Springer Verlag, July 2004.
- [22] Christophe Joubert. Distributed Model Checking: From Abstract Algorithms to Concrete Implementations. In Lubos Brim and Orna Grumberg, editors, Proceedings of the 2nd International Workshop on Parallel and Distributed Model Checking PDMC'2003 (Boulder, Colorado, USA), volume 89 of Electronic Notes in Theoretical Computer Science. Elsevier, 2003.
- [23] Christophe Joubert and Radu Mateescu. Distributed On-the-Fly Equivalence Checking. In Lubos Brim and Martin Leucker, editors, Proceedings of the 3rd International Workshop on Parallel and Distributed Methods in Verification PDMC'2004 (London, UK), volume 128 of Electronic Notes in Theoretical Computer Science. Elsevier, 2004.
- [24] Christophe Joubert and Radu Mateescu. Distributed Local Resolution of Boolean Equation Systems. In Francisco Tirado and Manuel Prieto, editors, Proceedings of the 13th Euromicro Conference on Parallel, Distributed and Network-Based Processing PDP'2005 (Lugano, Switzerland), pages 264–271. IEEE Computer Society, February 2005.
- [25] Christophe Joubert and Radu Mateescu. Distributed On-the-Fly Model Checking and Test Case Generation. In Antti Valmari, editor, Proceedings of the 13th International SPIN Workshop on Model Checking of Software SPIN'2006 (Vienna, Austria), volume 3925 of Lecture Notes in Computer Science, pages 126–145. Springer Verlag, March–April 2006.
- [26] Frédéric Lang. EXP.OPEN 2.0: A Flexible Tool Integrating Partial Order, Compositional, and On-the-fly Verification Methods. In Jaco van de Pol, Judi Romijn, and Graeme Smith, editors, *Proceedings of the 5th International Conference on In*tegrated Formal Methods IFM'2005 (Eindhoven, The Netherlands), Lecture Notes in Computer Science. Springer Verlag, November 2005. Full version available as INRIA Research Report RR-5673.
- [27] Frédéric Lang. Refined Interfaces for Compositional Verification. In Elie Najm, Jean-François Pradat-Peyre, and Véronique Viguié Donzeau-Gouge, editors, *Proceedings of* the 26th IFIP WG 6.1 International Conference on Formal Techniques for Networked and Distributed Systems FORTE'2006 (Paris, France), volume 4229 of Lecture Notes in Computer Science, pages 159–174. Springer Verlag, September 2006. Full version available as INRIA Research Report RR-5996.
- [28] Radu Mateescu. A Generic On-the-Fly Solver for Alternation-Free Boolean Equation Systems. In Hubert Garavel and John Hatcliff, editors, Proceedings of the 9th International Conference on Tools and Algorithms for the Construction and Analysis of

Systems TACAS'2003 (Warsaw, Poland), volume 2619 of Lecture Notes in Computer Science, pages 81–96. Springer Verlag, April 2003. Full version available as INRIA Research Report RR-4711.

- [29] Radu Mateescu. On-the-Fly Verification using CADP. In Thomas Arts and Wan Fokkink, editors, Proceedings of the 8th International Workshop on Formal Methods for Industrial Critical Systems FMICS'2003 (Trondheim, Norway), volume 80 of Electronic Notes in Theoretical Computer Science. Elsevier, June 2003.
- [30] Radu Mateescu. Model Checking for Software Architectures. In Flavio Oquendo, Brian Warboys, and Ron Morrison, editors, Proceedings of the 1st European Workshop on Software Architecture EWSA'2004 (St Andrews, Scotland, UK), volume 3047 of Lecture Notes in Computer Science, pages 219–224. Springer Verlag, May 2004.
- [31] Radu Mateescu. On-the-fly State Space Reductions for Weak Equivalences. In Tiziana Margaria and Mieke Massink, editors, Proceedings of the 10th International Workshop on Formal Methods for Industrial Critical Systems FMICS'05 (Lisbon, Portugal), pages 80–89. ERCIM, ACM Computer Society Press, September 2005.
- [32] Flavio Oquendo, Brian Warboys, Ron Morrison, R´egis Dindeleux, Ferdinando Gallo, Hubert Garavel, and Carmen Occhipinti. ArchWare: Architecting Evolvable Software. In Flavio Oquendo, Brian Warboys, and Ron Morrison, editors, *Proceedings* of the 1st European Workshop on Software Architecture EWSA'2004 (St Andrews, Scotland, UK), volume 3047 of Lecture Notes in Computer Science, pages 257–271. Springer Verlag, May 2004.
- [33] Gordon Pace, Frédéric Lang, and Radu Mateescu. Calculating τ -Confluence Compositionally. In Jr Warren A. Hunt and Fabio Somenzi, editors, Proceedings of the 15th International Conference on Computer Aided Verification CAV'2003 (Boulder, Colorado, USA), volume 2725 of Lecture Notes in Computer Science, pages 446–459. Springer Verlag, July 2003. Full version available as INRIA Research Report RR-4918.
- [34] Pascal Poizat, Jean-Claude Royer, and Gwen Salaün. Bounded Analysis and Decomposition for Behavioural Descriptions of Components. In Roberto Gorrieri and Heike Wehrheim, editors, *Proceedings of the 8th IFIP International Conference on Formal* Methods for Open Object-based Distributed Systems FMOODS'2006 (Bologna, Italy), volume 4037 of Lecture Notes in Computer Science, pages 33–47. Springer Verlag, June 2006.
- [35] Gwen Salaün, Andrea Ferrara, and Antonella Chirichiello. Negotiation among Web Services using LOTOS/CADP. In Liang-Jie Zhang, editor, Proceedings of the European Conference on Web Services ECOWS'04 (Erfurt, Germany), volume 3250 of Lecture Notes in Computer Science, pages 198–212. Springer Verlag, September 2004. Extended version available as Technical Report 13-04 of Universit`a di Roma "La Sapienza" (DIS department).
- [36] Gwen Salaün and Wendelin Serwe. Translating Hardware Process Algebras into Standard Process Algebras — Illustration with CHP and LOTOS. In Jaco van de Pol, Judi Romijn, and Graeme Smith, editors, *Proceedings of the 5th International Confer*ence on Integrated Formal Methods IFM'2005 (Eindhoven, The Netherlands), Lecture Notes in Computer Science. Springer Verlag, November 2005. Full version available as INRIA Research Report RR-5666.
- [37] Gwen Salaün, Wendelin Serwe, Yvain Thonnart, and Pascal Vivet. Formal Verification of CHP Specifications with CADP — Illustration on an Asynchronous Networkon-Chip. In Proceedings of the 13th IEEE International Symposium on Asynchronous Circuits and Systems ASYNC 2007 (Berkeley, California, USA). IEEE Computer Society Press, 2007. to appear.
- [38] Frédéric Tronel, Frédéric Lang, and Hubert Garavel. Compositional Verification Using CADP of the ScalAgent Deployment Protocol for Software Components. In Uwe Nestmann and Perdita Stevens, editors, Proceedings of the 6th IFIP International Conference on Formal Methods for Open Object-based Distributed Systems FMOODS'2003 (Paris, France), volume 2884 of Lecture Notes in Computer Science, pages 244–260. Springer Verlag, November 2003. Full version available as INRIA Research Report RR-5012.

5.5 Internal Reports

- [39] David Champelovier and Hubert Garavel. Reference Manual of the LOTOS NT to Lotos Translator — Version 2E. INRIA/VASY, 47 pages, 2006.
- [40] Bertrand Jeannet and Wendelin Serwe. Abstracting Call-Stacks for Interprocedural Verification of Imperative Programs. Research Report 4904, INRIA, July 2003.
- [41] Nathalie Lépy. Etude de l'environnement de developpement intégré ouvert Eclipse dans l'optique d'une extension. Mémoire de probatoire en informatique, Conservatoire National des Arts et Métiers, Grenoble, July 2005.
- [42] Pascal Poizat and Gwen Salaün. Formal Coordination of Communicating Entities described with Behavioural Interfaces. Research Report 120-2005, LaMI, Evry, September 2005.
- [43] Guillaume Schaeffer. Extension et amélioration du compilateur NTIF. Mémoire d'ingénieur en 3^{ème} année, Supélec, Metz, September 2003.

5.6 Deliverables

- [44] Ilham Alloui, Hubert Garavel, Radu Mateescu, and Flavio Oquendo. The ArchWare Architecture Analysis Language. Project Deliverable D3.1, European project IST 2001-32360 "ArchWare", January 2003.
- [45] Damien Bergamini, David Champelovier, Nicolas Descoubes, Hubert Garavel, Radu Mateescu, and Wendelin Serwe. ArchWare Architecture Analysis Tool by Model-Checking. Project Deliverable D3.6b, IST Project 2001-32360 "ArchWare", June 2004.
- [46] Damien Bergamini, David Champelovier, Nicolas Descoubes, Hubert Garavel, Radu Mateescu, and Wendelin Serwe. Final ArchWare Architecture Analysis Tool by Model-Checking. Project Deliverable D3.6c, IST Project 2001-32360 "ArchWare", December 2004.
- [47] Alban Catry, David Champelovier, Hubert Garavel, and Radu Mateescu. Definition of the Architecture Analysis Formalism for Model-Checking. Project Deliverable D3.3, European project IST 2001-32360 "ArchWare", June 2003.
- [48] Alban Catry, David Champelovier, Hubert Garavel, and Radu Mateescu. Preliminary ArchWare Architecture Analysis Tool by Model-Checking. Project Deliverable D3.6a, European project IST 2001-32360 "ArchWare", December 2003.
- [49] David Champelovier, Paolo Fabriani, and Hubert Garavel. Formal Specification of Federated Knowledge Management System (FKMS) using a Process Algebra. Working document, IST Project 2001-32360 "ArchWare", February 2003.
- [50] Hubert Garavel and Radu Mateescu. Enhanced Model-Checker for Architecture Analysis. Project Deliverable D3.8, European project IST 2001-32360 "ArchWare", January 2003.

5.7 Miscellaneous

[51] Wan Fokkink, Hubert Garavel, and Jaco van de Pol. CWI and INRIA join Forces on Safety Critical Systems. Ercim News, (58), July 2004.