Publications of Christophe Wolinski

Load the BibTeX file

Academic Journals

1. Apostolos Kountouris, Christophe Wolinski, Jean-Christophe Le Lann. High-Level Synthesis Using Hierarchical Conditional Dependency Graphs in the CODESIS System. EUROMICRO Journal of Systems Architecture on Modern Methods and Tools in Digital System Design, 2001.
2. A. Kountouris, C. Wolinski, J.C. Le Lann. High-Level Synthesis Using Hierarchical Conditional Dependency Graphs in the CODESIS System. EUROMICRO Journal of Systems Architecture on Modern Methods and Tools in Digital System Design, 2000.
3. A. Kountouris, C. Wolinski, J.C. Le Lann. High-Level Synthesis Using Hierarchical Conditional Dependency Graphs in the CODESIS System. EUROMICRO Journal of Systems Architecture on Modern Methods and Tools in Digital System Design, 2000.

International Conferences

1. K. Kuchcinski, C. Wolinski. Synthesis of Conditional Behaviors Using Hierarchical Conditional Dependency Graphs and Constraint Logic Programming. In Proceedings of EUROMICRO'01, Varsovie, Pologne, September 2001.
2. A. Kountouris, C. Wolinski. Efficient Scheduling of Conditional Behaviors Using Hierarchical Conditional Dependency Graphs in CODESIS System. In Proceedings of EUROMICRO'00, Pages 222-229, Maastricht, The Netherlands, September 2000.
3. A. Kountouris, C. Wolinski. Hierarchical Conditional Dependency Graphs as a Unifying Design Representation in the CODESIS High-Level Synthesis System. In Proceedings of ISSS'00, Pages 66-71, Madrid, Spain, September 2000.
4. A. Kountouris, C. Wolinski. Efficient Scheduling of Conditional Behaviors Using Hierarchical Conditional Dependency Graphs in CODESIS System. In Proceedings of EUROMICRO'00, Pages 222-229, Maastricht, The Netherlands, September 2000.
5. A. Kountouris, C. Wolinski. Hierarchical Conditional Dependency Graphs as a Unifying Design Representation in the CODESIS High-Level Synthesis System. In Proceedings of ISSS'00, Pages 66-71, Madrid, Spain, September 2000.
6. A. Kountouris, C. Wolinski. High-level Pre-synthesis Optimization Steps using Hierarchical Conditional Dependency Graphs. In Proceedings of the EUROMICRO'99, Milan, Italie, August 1999.
7. J.C. Le Lann, C. Wolinski. Load Balancing and Functional Unit Assignment in High-Level Synthesis. In Proceedings of the SCI'99/ISAS'99, Orlando, Floride, August 1999.
8. A. Kountouris, C. Wolinski. Hierarchical Conditional Dependency Graphs for Mutual Exclusiveness Identification. In 12th International Conference on VLSI Design, Goa, India, January 1999.
9. A. Kountouris, C. Wolinski. Combining Speculative Execution and Conditional Resource Sharing to Efficiently Schedule Conditional Behaviors. In ASP-DAC'99, Hong Kong, January 1999.
10. A. Kountouris, C. Wolinski. False Path Analysis based on a Hierarchical Control Representation. In Proceedings of ISSS'98, Hsinchu, Taiwan, R.O.C, December 1998.
11. A. Kountouris, C. Wolinski. Hierarchical Conditional Dependency Graphs for Conditional Resource Sharing. In Proceedings of Euromicro'98, Vasteras, Sweden, August 1998.
12. A. Kountouris, C. Wolinski. A Method for the Generation of HDL Code at the RTL level form a High-Level Formal Specification Language. In Proceedings of MWSCAS'97, Sacramento, August 1997.
13. G. Paller, C. Wolinski. SPRINGPLAY A New Class of Compile-Time Scheduling Algorithm for Heterogeneous Target Architectures. In Proceedings of the 20th IFIP/IFAC Workshop on Real Time Programming,WRTP '95, Ft. Lauderdale, Florida, November 1995.
14. C. Wolinski, M. Belhadj. High Level Synthesis of Globally Asynchronous Locally Synchronous Circuits. In North Atlantic Test Workshop NATW'94, Nimes, 1994.
15. C. Wolinski, T. Cholet, D. Derrien, J.P. Guillou, P. Leali, A. Riboult. Architecture for Signal programs execution. In Nordic Transputer Conference, NTUG'93, Pages 99-110, Copenhague, Danemark, 1993.

Research Reports

1. M. Allemand, F. Bodin, A. Kountouris, P. Le Guernic, J.C. Le Lann, A. Seznec, C. Wolinski. A Synchronous Approach for Hardware Design. Research Report Irisa, No 1131, 1997.
2. A. Kountouris, C. Wolinski. A real-time hw/sw co-design approach based on the language and its environment. Research Report Irisa, No 1053, October 1996.
3. G. Paller, C. Wolinski. Springplay : répartition et ordonnancement de tâches pour leur exécution en « pipeline ». Research Report Irisa, No 1052, October 1996.
4. C. Wolinski, M. Belhadj. Vers la synthèse automatique de programmes SIGNAL. Research Report Irisa, No 746, July 1993.
5. C. Wolinski, T. Cholet, D. Derrien, J.P. Guillou, P. Leali, A. Riboult. Une architecture pour l'exécution d'applications SIGNAL. Research Report Irisa, No 704, February 1993.

PhD Thesis

1. C. Wolinski. Conception conjointe matériels/logiciels. Habilitation à diriger des recherches Ifsic, Université de Rennes 1, September 2000.
2. C. Wolinski. Conception conjointe matériels/logiciels. Habilitation à diriger des recherches Ifsic, Université de Rennes 1, September 2000.

This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright. These works may not be reposted without the explicit permission of the copyright holder.

Last update Thu Mar 1 13:57:53 2012

This page is part the Espresso project web site.
It has been automatically generated using the bib2html program.