Workshops et Symposiums
2000
  1. T. Risset, D. Derrien. Interfacing Compiled FPGA Programs: the MMAlpha Approach.  Second International Workshop on Engineering of Reconfigurable Hardware/Software Objects, Int. conf. on Parallel and Distributed Processing Techniques and Applications (PDPTA), A. Arabnia (ed.), CSREA Press, Juin 2000. (postscript)
  2. S. Derrien, S. Rajopadhye. FCCMs and the Memory Wall.  IEEE Symposium on FPGAs for Custom Computing Machines, Avril 2000.
1999
  1. F. Charot, V. Messé. A Flexible Code Generation Framework for the Design of Application Specific Programmable Processor.  7th international workshop on Hardware/Software Codesign, pages 27-31, Rome, Mai 1999.
1996
  1. F. Dupont de Dinechin, D. Wilde, S. Rajopadhye, R. Andonov. A Regular VLSI Array for an Irregular Algorithm.  International Workshop on Parallel Algorithms for Irregularly Structured Problems, Springer-Verlag Lecture Notes in Computer Science, Santa Barbara, Août 1996.
  2. F. Dupont de Dinechin, P. Le Moënner. Automatic Synthesis of Regular Architectures Optimized at the Bit Level.  Workshop on Design Methodologies for Signal Processing, Zakopane, Pologne, Août 1996.
  3. R. Barzic, C. Bouville, F. Charot, G. Le Fol, P. Lemonnier, C. Wagner. MOVIE: A Hardware Building Block for Software-Only Real Time Video Processing.  IS&T/SPIE's Symposium on Electronic Imaging: Science & Technology, Video Compression: Algorithms and Technologies 1996, San Jose, Février 1996.
1994
  1. D. Lavenier, R. McConnell. From behavioral to RTL models: an approach.  Proceedings of the 5th IEEE International Workshop on Rapid System Prototyping, Grenoble, France, Juin 1994. (abstract)


Webmaster : cosi_webmaster@irisa.fr
Ces pages sont créées automatiquement par le
programme bib2html du projet Vista de l'IRISA-INRIA Rennes