HIPSOR (2)

• 1000’s of unmonitorable states modified by OS interrupts

• Hardware clock counter to indirectly probe these states

• Combined with in-line pseudo-random number generation

• • 100 Mbit/s unpredictable random numbers

ARC INRIA with CODES

Diapositive précédente

Revenir à la première diapositive

Afficher la version graphique