Multiprocessor on a chip
Not just replicating board level solutions !
A way to manage a large on-chip cache capacity:
- how can a sequential application use efficiently a distributed cache ?
- architectural supports for distributing a sequential application on several processors ?
- how should instructions and data be distributed ?